


# SN74CBTH3383 10-BIT FET BUS-EXCHANGE SWITCH WITH BUS HOLD

SCDS023G – MAY 1995 – REVISED OCTOBER 1998

- Functionally Equivalent to QS3388
- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Bus Hold on Data Inputs/Outputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE  
(TOP VIEW)



## description

The SN74CBTH3383 provides ten bits of high-speed TTL-compatible bus switching or exchanging with bus hold on all I/Os. The low on-state resistance of the switch allows connection to be made with minimal propagation delay.

The device operates as a 10-bit bus switch or a 5-bit bus exchanger, which provides swapping of the A and B pairs of signals. The bus-exchange function is selected when  $\overline{BE}$  is low. The switches are open when  $\overline{BE}$  is high. Active bus-hold circuitry is provided to hold unused or floating data inputs/outputs at a valid logic level.

When the switch is turned off, the bus-hold circuit pulls all I/Os to  $V_{CC}$  or to GND, depending on the last-known state of the pin. The bus-hold feature is active only when the SN74CBTH3383 I/Os are in the high-impedance state.

The SN74CBTH3383 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE

INPUTS		INPUTS/OUTPUTS		FUNCTION
$\overline{BE}$	BX	A1 PORT	A2 PORT	
L	L	B1 port	B2 port	A1 port = B1 port A2 port = B2 port
L	H	B2 port	B1 port	A2 port = B2 port A1 port = B1 port
H	X	Z	Z	Disconnect All ports = bus hold

PRODUCT PREVIEW



# SN74CBTH3383

## 10-BIT FET BUS-EXCHANGE SWITCH WITH BUS HOLD

SCDS023G – MAY 1995 – REVISED OCTOBER 1998

### recommended operating conditions (see Note 3)

	MIN	MAX	UNIT
V <sub>CC</sub> Supply voltage	4	5.5	V
V <sub>IH</sub> High-level control input voltage	2		V
V <sub>IL</sub> Low-level control input voltage		0.8	V
T <sub>A</sub> Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2	V
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 5.5 V or GND			±1	μA
I <sub>BHL</sub> ‡	V <sub>CC</sub> = 4.5 V, V <sub>I</sub> = 0.8 V	100			μA
I <sub>BHH</sub> §	V <sub>CC</sub> = 4.5 V, V <sub>I</sub> = 2 V	-100			μA
I <sub>BHLO</sub> ¶	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 to 5.5 V	500			μA
I <sub>BHHO</sub> #	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 to 5.5 V	-500			μA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND			3	μA
ΔI <sub>CC</sub>	Control inputs V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			2.5	mA
C <sub>i</sub>	Control inputs V <sub>I</sub> = 3 V or 0		3		pF
C <sub>io(OFF)</sub>	V <sub>O</sub> = 3 V or 0, $\overline{BE} = V_{CC}$		6		pF
r <sub>on</sub> *	V <sub>CC</sub> = 4 V, TYP at V <sub>CC</sub> = 4 V	V <sub>I</sub> = 2.4, I <sub>I</sub> = 15 mA	16	22	Ω
	V <sub>CC</sub> = 4.5 V	V <sub>I</sub> = 0, I <sub>I</sub> = 64 mA	5	7	
		V <sub>I</sub> = 0, I <sub>I</sub> = 30 mA	5	7	
		V <sub>I</sub> = 2.4 V, I <sub>I</sub> = 15 mA	10	15	

† All typical values are at V<sub>CC</sub> = 5 V (unless otherwise noted), T<sub>A</sub> = 25°C.

‡ The bus hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

§ The bus hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.

¶ An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

# An external driver must sink at least I<sub>BHHO</sub> to switch this node from high to low.

|| This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

\* Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.

### switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	
t <sub>pd</sub> □	A or B	B or A		0.35		0.25	ns
t <sub>pd</sub>	BX	A or B		10.2	1	9.2	ns
t <sub>en</sub>	$\overline{BE}$	A or B		9.6	1	8.6	ns
t <sub>dis</sub>	$\overline{BE}$	A or B		8.5	1	7.5	ns


□ The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



**SN74CBTH3383**  
**10-BIT FET BUS-EXCHANGE SWITCH**  
**WITH BUS HOLD**


SCDS023G – MAY 1995 – REVISED OCTOBER 1998

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT**

TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**

- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

**Figure 1. Load Circuit and Voltage Waveforms**

**PRODUCT PREVIEW**

