





Hex 1-Input Inverter Gate

ELECTRICALLY TESTED PER:
MIL-M-38510/30004


LOGIC DIAGRAM



*OPEN COLLECTOR OUTPUT
AC TEST CIRCUIT



WAVEFORMS



NOTES:

1. Pulse generator has the following characteristics: $t_r \leq 15$ ns, $t_f \leq 6.0$ ns, $PRR \leq 1.0$ MHz, duty cycle = 50% and $Z_{OUT} \approx 50 \Omega$.
2. Inputs not under test are at 2.7 V.
3. $C_L = 50$ pF $\pm 10\%$, including scope probe, wiring and stray capacitance.
4. $R_L = 2.0$ k $\Omega \pm 5.0\%$.
5. Voltage measurements are to be made with respect to network ground terminal.

Military 54LS05



AVAILABLE AS:

- 1) JAN: JM38510/30004BXA
- 2) SMD: N/A
- 3) 883: 54LS05/BXAJC

X = CASE OUTLINE AS FOLLOWS:
PACKAGE: CERDIP: C
CERFLAT: D
LCC: 2

THE LETTER "M" APPEARS
BEFORE THE / ON LCC.

PIN ASSIGNMENTS

FUNCT.	PIN ASSIGNMENTS			BURN-IN (COND. A)
	DIL 632-08	FLATS 717-04	LCC 756A-02	
A1	1	1	2	GND
Y1	2	2	3	VCC
A2	3	3	4	GND
Y2	4	4	6	VCC
A3	5	5	8	GND
Y3	6	6	9	VCC
GND	7	7	10	GND
Y4	8	8	12	VCC
A4	9	9	13	GND
Y5	10	10	14	VCC
A5	11	11	16	GND
Y6	12	12	18	VCC
A6	13	13	19	GND
VCC	14	14	20	VCC

BURN-IN CONDITIONS:
VCC = 5.0 V MIN/6.0 V MAX

TRUTH TABLE

A	Y
0	1
1	0

54LS05

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V _{OL}	Logical "0" Output Voltage		0.4		0.4		0.4	V	V _{CC} = 4.5 V, I _{OL} = 4.0 mA, V _{IH} = 2.0 V on both inputs.
V _{IC}	Input Clamping Voltage		- 1.5					V	V _{CC} = 4.5 V, I _{IN} = -18 mA.
I _{CEX}	Open Collector Input Current		100		100		100	μA	V _{CC} = 4.5 V, V _{IL} = 0.7 V, V _{OUT} = 5.5 V.
I _{IH1}	Logical "1" Input Current		20		20		20	μA	V _{CC} = 5.5 V, V _{IN} = 2.7 V.
I _{IH2}	Logical "1" Input Current		100		100		100	μA	V _{CC} = 5.5 V, V _{IN} = 5.5 V.
I _{IL}	Logical "0" Input Current	- 150	- 380	- 150	- 380	- 150	- 380	μA	V _{CC} = 5.5 V, V _{IN} = 0.4 V.
I _{CCH}	Power Supply Current		2.4		2.4		2.4	mA	V _{CC} = 5.5 V, V _{IN} = 0 V.
I _{CCL}	Power Supply Current		6.6		6.6		6.6	mA	V _{CC} = 5.5 V, V _{IN} = 5.5 V.
V _{IH}	Logical "1" Input Voltage	2.0		2.0		2.0		V	V _{CC} = 4.5 V.
V _{IL}	Logical "0" Input Voltage		0.7		0.7		0.7	V	V _{CC} = 4.5 V.
	Functional Tests								per Truth Table with V _{CC} = 5.0 V, V _{INL} = 0.5 V, and V _{INH} = 2.5 V.

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t _{PHL}	Propagation Delay /Data-Output	2.0	36	2.0	55	2.0	55	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ.
t _{PHL}	Output High-Low	—	28	—	50	—	50	ns	V _{CC} = 5.0 V, C _L = 15 pF, R _L = 2.0 kΩ.
t _{PLH}	Propagation Delay /Data-Output	2.0	40	2.0	60	2.0	60	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ.
t _{PLH}	Output Low-High	—	32	—	65	—	55	ns	V _{CC} = 5.0 V, C _L = 15 pF, R _L = 2.0 kΩ.

NOTE:

- The limits specified for C_L = 15 pF are guaranteed but not tested.