




MOTOROLA

4-BIT D-TYPE REGISTER WITH 3-STATE OUTPUTS

The SN54/74LS173A is a high-speed 4-Bit Register featuring 3-state outputs for use in bus-organized systems. The clock is fully edge-triggered allowing either a load from the D inputs or a hold (retain register contents) depending on the state of the Input Enable Lines (\overline{IE}_1 , \overline{IE}_2). A HIGH on either Output Enable line (\overline{OE}_1 , \overline{OE}_2) brings the output to a high impedance state without affecting the actual register contents. A HIGH on the Master Reset (MR) input resets the Register regardless of the state of the Clock (CP), the Output Enable (\overline{OE}_1 , \overline{OE}_2) or the Input Enable (\overline{IE}_1 , \overline{IE}_2) lines.

- Fully Edge-Triggered
- 3-State Outputs
- Gated Input and Output Enables
- Input Clamp Diodes Limit High-Speed Termination Effects

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

PIN NAMES

- D_0 – D_3 Data Inputs
- \overline{IE}_1 – \overline{IE}_2 Input Enable (Active LOW)
- \overline{OE}_1 – \overline{OE}_2 Output Enable (Active LOW) Inputs
- CP Clock Pulse (Active HIGH Going Edge) Input
- MR Master Reset Input (Active HIGH)
- Q_0 – Q_3 Outputs (Note b)

NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.


LOADING (Note a)

	HIGH	LOW
D_0 – D_3	0.5 U.L.	0.25 U.L.
\overline{IE}_1 – \overline{IE}_2	0.5 U.L.	0.25 U.L.
\overline{OE}_1 – \overline{OE}_2	0.5 U.L.	0.25 U.L.
CP	0.5 U.L.	0.25 U.L.
MR	0.5 U.L.	0.25 U.L.
Q_0 – Q_3	65 (25) U.L.	15 (7.5) U.L.


SN54/74LS173A

4-BIT D-TYPE REGISTER WITH 3-STATE OUTPUTS


LOW POWER SCHOTTKY



J SUFFIX
CERAMIC
CASE 620-09



N SUFFIX
PLASTIC
CASE 648-08




D SUFFIX
SOIC
CASE 751B-03

ORDERING INFORMATION

- SN54LSXXXJ Ceramic
- SN74LSXXXN Plastic
- SN74LSXXXD SOIC


LOGIC SYMBOL



V_{CC} = PIN 16
GND = PIN 8

SN54/74LS173A

LOGIC DIAGRAM



TRUTH TABLE

MR	CP	$\overline{I}E_1$	$\overline{I}E_2$	D_n	Q_n
H	x	x	x	x	L
L	L	x	x	x	Q_n
L	L	H	x	x	Q_n
L	L	x	H	x	Q_n
L	L	L	L	L	L
L	L	L	L	H	H

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial

When either $\overline{O}E_1$ or $\overline{O}E_2$ are HIGH, the output is in the off state (High Impedance); however this does not affect the contents or sequential operation of the register.

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Typ	Max	Unit
V_{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T_A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I_{OH}	Output Current — High	54			-1.0	mA
		74			-2.6	
I_{OL}	Output Current — Low	54			12	mA
		74			24	

SN54/74LS173A

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter	Limits			Unit	Test Conditions	
		Min	Typ	Max			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.4	3.4	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.4	3.1	V		
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	I _{OL} = 12 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{OZH}	Output Off Current HIGH			20	μA	V _{CC} = MAX, V _O = 2.7 V	
I _{OZL}	Output Off Current LOW			-20	μA	V _{CC} = MAX, V _O = 0.4 V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Short Circuit Current (Note 1)	-30		-130	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current			30	mA	V _{CC} = MAX	

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (T_A = 25°C)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
f _{MAX}	Maximum Input Clock Frequency	30	50		MHz	V _{CC} = 5.0 V C _L = 45 pF, R _L = 667 Ω
t _{PLH} t _{PHL}	Propagation Delay, Clock to Output		17 22	25 30	ns	
t _{PHL}	Propagation Delay, MR to Output		26	35	ns	
t _{PZH} t _{PZL}	Output Enable Time		15 18	23 27	ns	
t _{PLZ} t _{PHZ}	Output Disable Time		11 11	17 17	ns	

AC SETUP REQUIREMENTS (T_A = 25°C)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
t _W	Clock or MR Pulse Width	20			ns	V _{CC} = 5.0 V
t _S	Data Enable Setup Time	35			ns	
t _S	Data Setup Time	17			ns	
t _H	Hold Time, Any Input	0			ns	
t _{rec}	Recovery Time	10			ns	

SN54/74LS173A

AC WAVEFORMS




Figure 1




Figure 2




Figure 3





Figure 4

AC LOAD CIRCUIT



* Includes Jig and Probe Capacitance.

Figure 5

SWITCH POSITIONS

SYMBOL	SW1	SW2
tPZH	Open	Closed
tPZL	Closed	Open
tPLZ	Closed	Closed
tPHZ	Closed	Closed