

16-bit buffer/line driver; inverting; (3-State)

74ALVCH16240

FEATURES

- Wide supply voltage range of 1.2V to 3.6V
- Complies with JEDEC standard no. 8-1A
- CMOS low power consumption
- MULTIBYTE™ flow-through standard pin-out architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- Bushold on data inputs
- Output drive capability 50Ω transmission lines @ 85°C


DESCRIPTION

The 74ALVCH16240 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

The 74ALVCH16240 is a 16-bit inverting buffer/line driver with 3-State outputs. The 3-State outputs are controlled by the output enable inputs $\overline{1OE}$ and $\overline{2OE}$. A HIGH on \overline{nOE} causes the outputs to assume a high impedance OFF-state.

The 74ALVCH16240 is identical to the 74ALVCH16244 but has inverting outputs.

PIN CONFIGURATION



SW00041

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
48-Pin Plastic SSOP Type III	-40°C to +85°C	74ALVCH16240 DL	ACH16240 DL	SOT370-1
48-Pin Plastic TSSOP Type II	-40°C to +85°C	74ALVCH16240 DGG	ACH16240 DGG	SOT362-1

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; $t_r = t_f \leq 2.5$ ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	Propagation delay 1An to 1Yn; 2An to 2Yn	$C_L = 50\text{pF}$ $V_{CC} = 3.3\text{V}$	2.1	ns
C_I	Input capacitance		5.0	pF
C_{PD}	Power dissipation capacitance per buffer	$V_I = \text{GND to } V_{CC}^1$	30	pF

NOTES:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.


16-bit buffer/line driver; inverting; (3-State)

74ALVCH16240

PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	1OE	Output enable input (active LOW)
2, 3, 5, 6	1Y0 to 1Y3	Data outputs
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0V)
7, 18, 31, 42	V _{CC}	Positive supply voltage
8, 9, 11, 12	2Y0 to 2Y3	Data outputs
13, 14, 16, 17	3Y0 to 3Y3	Data outputs
19, 20, 22, 23	4Y0 to 4Y3	Data outputs
24	4OE	Output enable input (active LOW)
25	3OE	Output enable input (active LOW)
30, 29, 27, 26	4A0 to 4A3	Data inputs
36, 35, 33, 32	3A0 to 3A3	Data inputs
41, 40, 38, 37	2A0 to 2A3	Data inputs
47, 46, 44, 43	1A0 to 1A3	Data inputs
48	2OE	Output enable input (active LOW)

LOGIC SYMBOL



FUNCTION TABLE

INPUTS		OUTPUT
nOE	nAn	nYn
L	L	H
L	H	L
H	X	Z


H = HIGH voltage level

L = LOW voltage level


X = don't care

Z = high impedance OFF-state

LOGIC SYMBOL (IEEE/IEC)



BUSHOLD CIRCUIT



16-bit buffer/line driver; inverting; (3-State)

74ALVCH16240

ABSOLUTE MAXIMUM RATINGS^{1, 2}

In accordance with the Absolute Maximum Rating System (IEC 134)
 Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +4.6	V
I _{IK}	DC input diode current	V _I < 0	-50	mA
V _I	DC input voltage	For control pins only ³	-0.5 to +5.5	V
V _i	DC input voltage	For data inputs only ³	-0.5 to V _{CC} +0.5	V
I _{OK}	DC output diode current	V _O > V _{CC} or V _O < 0	±50	mA
V _{OUT}	DC output voltage	Note 3	-0.5 to V _{CC} +0.5	V
I _{OUT}	DC output source or sink current	V _O = 0 to V _{CC}	±50	mA
I _{GND, I_{CC}}	DC V _{CC} or GND current		±100	mA
T _{SIG}	Storage temperature range		-60 to +150	°C
P _{TOT}	Power dissipation per package -plastic medium-shrink SO (SSOP) -plastic mini-pack (TSSOP)	For temperature range: -40 to +125 °C above +55°C derate linearly with 11.3 mW/K above +55°C derate linearly with 8 mW/K	850 600	mW

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIMITS		UNIT
			MIN	MAX	
V _{CC}	DC supply voltage (for max. speed performance)		2.7	3.6	V
V _{CC}	DC supply voltage (for low-voltage applications)		1.2	3.6	V
V _I	DC Input voltage range	Data inputs only	0	V _{CC}	V
V _i	DC Input voltage range	Control pins only	0	5.5	V
V _O	DC output voltage range		0	V _{CC}	V
T _{AMB}	Operating free-air temperature range		-40	+85	°C
t _r , t _f	Input rise and fall times	V _{CC} = 2.7 to 3.0V V _{CC} = 3.0 to 3.6V	0 0	20 10	ns/V

16-bit buffer/line driver; inverting; (3-State)

74ALVCH16240

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP ¹	MAX		
V_{IH}	HIGH level Input voltage	$V_{CC} = 1.2V$		V_{CC}		V	
		$V_{CC} = 2.7$ to 3.6V		2.0			
V_{IL}	LOW level Input voltage	$V_{CC} = 1.2V$			GND	V	
		$V_{CC} = 2.7$ to 3.6V			0.8		
V_{OH}	HIGH level output voltage	$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -12mA$	$V_{CC}-0.5$			V	
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -100\mu A$	$V_{CC}-0.2$	V_{CC}			
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -24mA$	$V_{CC}-1.0$				
V_{OL}	LOW level output voltage	$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 12mA$			0.4	V	
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 100\mu A$			0.2		
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 24mA$			0.55		
I_I	Input leakage current	$V_{CC} = 3.6V$; $V_I = 5.5V$ or GND	Control pins		± 0.1	μA	
		$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND	Data input pins ²		± 0.1		
I_{IHZ}/I_{ILZ}	Input current for common I/O pins	$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND			± 0.1	μA	
I_{OZ}	3-State output OFF-state current	$V_{CC} = 3.6V$; $V_I = V_{IH}$ or V_{IL} ; $V_O = V_{CC}$ or GND			0.1	± 10 μA	
I_{CC}	Quiescent supply current	$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND; $I_O = 0$			0.2	40 μA	
ΔI_{CC}	Additional quiescent supply current per control pin	$V_{CC} = 2.7V$ to 3.6V; $V_I = V_{CC} - 0.6V$; $I_O = 0$			5	500 μA	
ΔI_{CC}	Additional quiescent supply current per data I/O pin	$V_{CC} = 2.7V$ to 3.6V; $V_I = V_{CC} - 0.6V$; $I_O = 0$			150	750 μA	
I_{BHL}	Bushold LOW sustaining current	$V_{CC} = 3.0V$; $V_I = 0.8V^2, 3$		75		μA	
I_{BHH}	Bushold HIGH sustaining current	$V_{CC} = 3.0V$; $V_I = 2.0V^2, 3$		-75		μA	
I_{BHLO}	Bushold LOW overdrive current	$V_{CC} = 3.6V^2, 4$		450		μA	
I_{BHHO}	Bushold HIGH overdrive current	$V_{CC} = 3.6V^2, 4$		-450		μA	

NOTES:

- All typical values are at $V_{CC} = 3.3V$ and $T_{amb} = 25^\circ C$.
- For data inputs only, control inputs do not have a bushold circuit.
- The specified sustaining current at the data input holds the input below the specified V_I level.
- The specified overdrive current at the data input forces the data input to the opposite logic input state.

AC CHARACTERISTICS

 $GND = 0V$; $t_R = t_F = 2.5ns$; $C_L = 50pF$; $R_L = 500\Omega$; $T_{amb} = -40^\circ C$ to $+85^\circ C$.

SYMBOL	PARAMETER	WAVEFORM	LIMITS				UNIT
			$V_{CC} = 3.3V \pm 0.3V$			$V_{CC} = 2.7V$	
			MIN	TYP ¹	MAX	MAX	
t_{PHL} t_{PLH}	Propagation delay 1An to 1Yn; 2An to 2Yn	1, 3		2.1	3.6	4.0	ns
t_{PZH} t_{PZL}	3-State output enable time 1OE to 1Yn; 2OE to 2Yn	2, 3			5.0	6.0	ns
t_{PHZ} t_{PLZ}	3-State output disable time 1OE to 1Yn; 2OE to 2Yn	2, 3			5.0	5.2	ns

NOTE:


- All typical values are at $V_{CC} = 3.3V$ and $T_{amb} = 25^\circ C$.

16-bit buffer/line driver; inverting; (3-State)


74ALVCH16240

AC WAVEFORMS

$V_M = 1.5V$ at $V_{CC} \geq 2.7V$; $V_M = 0.5 V_{CC}$ at $V_{CC} < 2.7V$.
 V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.
 $V_X = V_{OL} + 0.3V$ at $V_{CC} \geq 2.7V$; $V_X = V_{OL} + 0.1 V_{CC}$ at $V_{CC} < 2.7V$
 $V_Y = V_{OH} - 0.3V$ at $V_{CC} \geq 2.7V$; $V_Y = V_{OH} - 0.1 V_{CC}$ at $V_{CC} < 2.7V$




Waveform 1. Waveforms showing the input (A_n) to output (Y_n) propagation delay times



Waveform 2. Waveforms showing the 3-State enable and disable times

TEST CIRCUIT



Waveform 3. Load circuitry for switching times