


CD54/74AC273

CD54/74ACT273



Octal D Flip-Flop with Reset

Type Features:

- Buffered inputs
- Typical propagation delay:
6.5 ns @ $V_{cc} = 5$ V, $T_A = 25^\circ C$, $C_L = 50 \mu F$

The RCA CD54/74AC273 and CD54/74ACT273 are octal D flip-flops with reset that use the RCA ADVANCED CMOS technology. Information at the D input is transferred to the Q output on the positive-going edge of the clock pulse. All eight flip-flops are controlled by a common clock (CP) and a common reset (\overline{MR}). Resetting is accomplished by a low voltage level independent of the clock.

The CD74AC273 and CD74ACT273 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to $70^\circ C$); Industrial (-40 to $+85^\circ C$); and Extended Industrial/Military (-55 to $+125^\circ C$).

The CD54AC273 and CD54ACT273, available in chip form (H suffix), are operable over the -55 to $+125^\circ C$ temperature range.

Family Features:

- Exceeds 2-kV ESD Protection - MIL-STD-883, Method 3015
- SCR-Latchup-resistant CMOS process and circuit design
- Speed of bipolar FAST®/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply
- $\pm 24\text{-mA}$ output drive current
 - Fanout to 15 FAST® ICs
 - Drives 50-ohm transmission lines

©FAST is a Registered Trademark of Fairchild Semiconductor Corp.

TRUTH TABLE (EACH FLIP-FLOP)

INPUTS			OUTPUTS
RESET (\overline{MR})	CLOCK CP	DATA D_n	Q_n
L	X	X	L
H	—	H	H
H	—	L	L
H	L	X	Q_o

H = High level (steady state)

L = Low level (steady state)

X = Irrelevant

— = Transition from Low to High level

Q_o = The level of Q before the indicated steady-state input conditions were established

CD54/74AC273

CD54/74ACT273

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (V_{cc})	-0.5 to 6 V
DC INPUT DIODE CURRENT, I_{ik} (for $V_i < -0.5$ V or $V_i > V_{cc} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{ok} (for $V_o < -0.5$ V or $V_o > V_{cc} + 0.5$ V)	± 50 mA
DC OUTPUT SOURCE OR SINK CURRENT per Output Pin, I_o (for $V_o > -0.5$ V or $V_o < V_{cc} + 0.5$ V)	± 50 mA
DC V_{cc} or GROUND CURRENT (I_{cc} or I_{GND})	± 100 mA*

POWER DISSIPATION PER PACKAGE (P_D):


For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at $8 \text{ mW}/^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at $6 \text{ mW}/^\circ\text{C}$ to 70 mW

OPERATING-TEMPERATURE RANGE (T_A) -55 to $+125^\circ\text{C}$ STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ\text{C}$ **LEAD TEMPERATURE (DURING SOLDERING):**At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s maximum $+265^\circ\text{C}$ Unit inserted into PC board min. thickness $1/16$ in. (1.59 mm) with solder contacting lead tips only $+300^\circ\text{C}$ * For up to 4 outputs per device; add ± 25 mA for each additional output.**RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTICS	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range, V_{cc} *: (For T_A = Full Package-Temperature Range)			
AC Types	1.5	5.5	V
ACT Types	4.5	5.5	V
DC Input or Output Voltage, V_i , V_o	0	V_{cc}	V
Operating Temperature, T_A :	-55	+125	°C
Input Rise and Fall Slew Rate, dt/dv			
at 1.5 V to 3 V (AC Types)	0	50	ns/V
at 3.6 V to 5.5 V (AC Types)	0	20	ns/V
at 4.5 V to 5.5 V (ACT Types)	0	10	ns/V

*Unless otherwise specified, all voltages are referenced to ground.



TERMINAL ASSIGNMENT

CD54/74AC273**CD54/74ACT273**

STATIC ELECTRICAL CHARACTERISTICS: AC Series

CHARACTERISTICS	TEST CONDITIONS		V _{CC} (V)	AMBIENT TEMPERATURE (T _A) - °C						UNITS	
				+25		-40 to +85		-55 to +125			
	V _I (V)	I _O (mA)		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V _{IH}		1.5	1.2	—	1.2	—	1.2	—	V	
			3.0	2.1	—	2.1	—	2.1	—		
			5.5	3.85	—	3.85	—	3.85	—		
Low-Level Input Voltage	V _{IL}		1.5	—	0.3	—	0.3	—	0.3	V	
			3.0	—	0.9	—	0.9	—	0.9		
			5.5	—	1.65	—	1.65	—	1.65		
High-Level Output Voltage	V _{OH}	V _{IH} or V _{IL}	-0.05	1.5	1.40	—	1.40	—	1.40	V	
			-0.05	3.0	2.90	—	2.90	—	2.90		
			-0.05	4.5	4.40	—	4.40	—	4.40		
			-4	3.0	2.58	—	2.48	—	2.40		
			-24	4.5	3.94	—	3.80	—	3.70		
			#,* {	75	5.5	—	—	3.85	—	—	
			-50	5.5	—	—	—	—	3.85	—	
Low-Level Output Voltage	V _{OL}	V _{IH} or V _{IL}	0.05	1.5	—	0.1	—	0.1	—	V	
			0.05	3.0	—	0.1	—	0.1	—		
			0.05	4.5	—	0.1	—	0.1	—		
			12	3.0	—	0.36	—	0.44	—		
			24	4.5	—	0.36	—	0.44	—		
			#,* {	75	5.5	—	—	1.65	—	—	
			50	5.5	—	—	—	—	—	1.65	
Input Leakage Current	I _I	V _{CC} or GND		5.5	—	±0.1	—	±1	—	±1	μA
Quiescent Supply Current, MSI	I _{CC}	V _{CC} or GND	0	5.5	—	8	—	80	—	160	μA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

CD54/74AC273
CD54/74ACT273

STATIC ELECTRICAL CHARACTERISTICS: ACT Series

CHARACTERISTICS	TEST CONDITIONS	V_{CC} (V)	AMBIENT TEMPERATURE (T_A) - °C						UNITS		
			+25		-40 to +85		-55 to +125				
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.			
High-Level Input Voltage	V_{IH}	4.5 to 5.5	2	—	2	—	2	—	V		
Low-Level Input Voltage	V_{IL}	4.5 to 5.5	—	0.8	—	0.8	—	0.8	V		
High-Level Output Voltage	V_{OH}	V_{IH} or V_{IL} #, *	-0.05 -24 -75 -50	4.5 4.5 5.5 5.5	4.4 3.94 — —	— 3.80 3.85 —	4.4 3.70 — 3.85	— — — —	V		
Low-Level Output Voltage	V_{OL}	V_{IH} or V_{IL} #, *	0.05 24 75 50	4.5 4.5 5.5 5.5	— — — —	0.1 0.36 — —	0.1 0.44 1.65 —	— 0.50 — 1.65	V		
Input Leakage Current	I_I	V_{CC} or GND		5.5	—	±0.1	—	±1	—	μA	
Quiescent Supply Current, MSI	I_{CC}	V_{CC} or GND	0	5.5	—	8	—	80	—	160	μA
Additional Quiescent Supply Current per Input Pin TTL Inputs High 1 Unit Load	ΔI_{CC}	$V_{CC}-2.1$		4.5 to 5.5	—	2.4	—	2.8	—	3	mA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

9

ACT INPUT LOADING TABLE

INPUT	UNIT LOAD*
Dn	0.5
MR	0.57
CP	1

*Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

CD54/74AC273**CD54/74ACT273**

PREREQUISITE FOR SWITCHING: AC Series

CHARACTERISTICS	SYMBOL	V _{CC} (V)	AMBIENT TEMPERATURE (T _A) - °C				UNITS	
			-40 to +85		-55 to +125			
			MIN.	MAX.	MIN.	MAX.		
Data to CP Setup Time	t _{SU}	1.5	2	—	2	—	ns	
		3.3*	2	—	2	—		
		5†	2	—	2	—		
Hold Time	t _H	1.5	2	—	2	—	ns	
		3.3	2	—	2	—		
		5	2	—	2	—		
Removal Time MR to CP	t _{REM}	1.5	2	—	2	—	ns	
		3.3	2	—	2	—		
		5	2	—	2	—		
MR Pulse Width	t _W	1.5	55	—	63	—	ns	
		3.3	6.1	—	7	—		
		5	4.4	—	5	—		
CP Pulse Width	t _W	1.5	55	—	63	—	ns	
		3.3	6.1	—	7	—		
		5	4.4	—	5	—		
CP Frequency	f _{MAX}	1.5	9	—	8	—	MHz	
		3.3	81	—	71	—		
		5	114	—	100	—		

*3.3 V: min. is @ 3 V

†5 V: min. is @ 4.5 V

SWITCHING CHARACTERISTICS: AC Series; t_l, t_h = 3 ns, C_L = 50 pF

CHARACTERISTICS	SYMBOL	V _{CC} (V)	AMBIENT TEMPERATURE (T _A) - °C				UNITS	
			-40 to +85		-55 to +125			
			MIN.	MAX.	MIN.	MAX.		
Propagation Delays: CP to Qn	t _{PLH} t _{PHL}	1.5	—	154	—	169	ns	
		3.3*	4.9	17.2	4.7	18.9		
		5†	3.5	12.3	3.4	13.5		
MR to Qn	t _{PLH} t _{PHL}	1.5	—	154	—	169	ns	
		3.3	4.9	17.2	4.7	18.9		
		5	3.5	12.3	3.4	13.5		
Power Dissipation Capacitance	C _{PD\$}	—	45 Typ.		45 Typ.		pF	
Input Capacitance	C _I	—	—	10	—	10	pF	

*3.3 V: min. is @ 3.6 V
max. is @ 3 V†5 V: min. is @ 5.5 V
max. is @ 4.5 V§C_{PD} is used to determine the dynamic power consumption, per device.

$$P_D = C_{PD} V_{CC}^2 f_i = \Sigma(C_L V_{CC}^2 f_o)$$

where f_i = input frequencyf_o = output load frequencyC_L = output load capacitanceV_{CC} = supply voltage.

CD54/74AC273 CD54/74ACT273

PREREQUISITE FOR SWITCHING — ACT Series

CHARACTERISTICS	SYMBOL	V_{CC} (V)	AMBIENT TEMPERATURE (T_A) - °C				UNITS	
			-40 to +85		-55 to +125			
			MIN.	MAX.	MIN.	MAX.		
Data to CP Setup Time	t_{SU}	5*	2	—	2	—	ns	
Hold Time	t_H	5	2	—	2	—	ns	
Removal Time \overline{MR} to CP	t_{REM}	5	2	—	2	—	ns	
\overline{MR} Pulse to Width	t_w	5	4.4	—	5	—	ns	
CP Pulse Width	t_w	5	5.3	—	6	—	ns	
CP Frequency	f_{max}	5	97	—	85	—	MHz	

* min. is @ 4.5 V

SWITCHING CHARACTERISTICS: ACT Series; $t_s, t_f = 3$ ns, $C_L = 50$ pF

CHARACTERISTICS	SYMBOL	V_{CC} (V)	AMBIENT TEMPERATURE (T_A) - °C				UNITS	
			-40 to +85		-55 to +125			
			MIN.	MAX.	MIN.	MAX.		
Propagation Delays: CP to Qn	t_{PLH} t_{PHL}	5*	3.5	12.3	3.4	13.5	ns	
\overline{MR} to Qn	t_{PLH} t_{PHL}	5	3.5	12.3	3.4	13.5	ns	
Power Dissipation Capacitance	$C_{PD}\dagger$	—	45 Typ.		45 Typ.		pF	
Input Capacitance	C_I	—	—	10	—	10	pF	

* min. is @ 5.5 V

max. is @ 4.5 V


 t_{PLH} is used to determine the dynamic power consumption, per flip-flop.
 $P_D = C_{PD} V_{CC}^2 f_i + \Sigma(C_L V_{CC}^2 f_o) + V_{CC} \Delta I_{CC}$ where f_i = input frequency
 f_o = output frequency
 C_L = output load capacitance
 V_{CC} = supply voltage.


Fig. 1 - Propagation delay times and clock pulse width.




Fig. 2 - Prerequisite and propagation delay times for master reset





Fig. 3 - Prerequisite for clock.



*FOR AC SERIES ONLY: WHEN
 $V_{CC} = 1.5$ V, $R_L = 1$ k Ω

92CS-42389

Fig. 4 - Test circuit.

	CD54/74AC	CD54/74ACT
Input Level	V_{CC}	3 V
Input Switching Voltage, V_S	$0.5 V_{CC}$	1.5 V
Output Switching Voltage, V_S	$0.5 V_{CC}$	$0.5 V_{CC}$