

ZL40539 **Dual Output CD and DVD 4 Channel Laser Diode Driver**

Data Sheet

Features

- Pin compatible with EL6839
- Dual output for CD/DVD laser
- LVDS control signal, internal 100 ohms
- Rise time 1.0 ns, Fall time 1.1 ns typical
- Low noise read channel with gain of 100x to 150 mA
- Channel 2 gain of 250x to 550 mA
- Channel 3 gain of 150x to 500 mA
- Channel 4 gain of 100x to 450 mA
- Combined total output current 700 mA
- On-chip oscillator with frequency and amplitude control by external resistors
- Oscillator frequency to 575 MHz, amplitude to 100 mA pk to pk
- Power Up/Down control
- > 2 kV ESD Single 5 V supply (*±*10%)

February 2005

Ordering Information

ZL40539LCG Trays/Bake/Dry Pack ZL40539LCF Tape/Reel Bake/Dry Pack

0°**C to +70**°**C**

• 32-pin QFN package

Applications

- DVD±RW/RAM
- DVD±R
- CD-RW
- CD-R
- Write optical drives
- Laser Diode current switch
- Supports double density DVD

Figure 1 - ZL40539 Block Diagram

1

Figure 2 - Pinout for 5 x 6 mm 32 pin QFN (top view)

Description

The ZL40539 is a high performance laser diode driver capable of driving two separate cathode grounded laser diodes (e.g., 650 nm and 780 nm laser diodes).

The ZL40539 contains a 150 mA low noise read channel (ChR), and three >450 mA write channels (Ch2, Ch3 and Ch4). Each channel amplifies the positive current supplied at its reference input (INR, IN2, IN3, IN4) by a fixed factor of 100, 250, 150 and 100 respectively.

The device is enabled with a High level applied to the Enable Pin. The read channel is activated by applying a 'Low' signal to the ENRB pin. Each fast write channel can be enabled by applying a positive voltage difference between the enable pins (EN2P, EN2N), (EN3P, EN3N) and (EN4P, EN4N). The output currents of the four channels are summed together and output as a composite signal at either OUTA (if SELA select is 'High') or OUTB (if SELA select is 'Low'). This provides the ability to drive two different laser diodes with just one ZL40539.

Voltage control of the channel reference inputs (INR, IN2, IN3 and IN4) can be achieved by using an external resistor in series with the reference channel input to convert a given reference potential to an input current.

An on-chip RF oscillator is provided for the reduction of laser mode hopping noise. The oscillator is enabled if OSCEN = 'High', and its output signal is added to the appropriate current output (OUTA, if SELA select is 'High', or OUTB, if SELA select is 'Low'). The oscillator amplitude is set by external resistors from RSA or RSB to GND. Its frequency is set by an external resistor RFA or RFB to GND. RFA and RSA are selected when SELA = 'High' and RFB and RSB when SELA = 'Low'

Application Notes

Read and Write Channel Operation

The device is activated by applying a 'High' signal to the Enable pin. In this mode, the read channel can be enabled with a low signal on ENRB. The fast write channels can be enabled by applying a 'High' signal to the respective pair of write enable pins (EN2P, EN2N), (EN3P, EN3N), or (EN4P, EN4N). The output currents of the four channels are summed together and output as a composite signal at either OUTA (if SELA select is 'High') or OUTB (if SELA select is 'Low'). This provides the ability to drive two different laser diodes with just one ZL40539.

Voltage control of the channel reference inputs (INR, IN2, IN3 and IN4) can be achieved quite easily using an external resistor R_{ref} in series with the reference channel input to convert a given reference potential V_{ref} to an input current, I_{in}:

$$
I_{in} = \frac{V_{ref}}{R_{ref} + R_{in}}
$$

where R_{in} is the input impedance of the respective reference channel.

On-chip RF Oscillator

An on-chip RF oscillator is enabled if OSCEN = 'High', and its output signal is added to the appropriate current output (OUTA, if SELA select is 'High', or OUTB, if SELA select is 'Low'). The oscillator amplitude is set by an external resistor from RSA or RSB to GND. Its frequency is set by an external resistor RFA or RFB to GND. RSA and RFA are selected when SELA is 'High'

The oscillator signal is summed with the programmed Write and Read levels before amplification to the output. The oscillator signal has zero DC level and +I_pk to –I_pk signal swing. Consequently, if the programmed DC level from the Write and Read Channels is less than the PK level programmed for the Oscillator, the combined signal will be clipped on the negative cycle of the signal. This will increase the harmonic content of the output signal and reduce the pk to pk amplitude output.

Thermal Considerations

Package thermal resistance is 40°C/W under the EIA/JESD51-3 compliant PCB test board condition.

Users should ensure that the junction temperature does not exceed 150°C. Thermal resistance from junction to case and to ambient is very much dependent on how the IC is mounted onto the board, on the PCB layout and on any heat extraction arrangements.

Power consumption and system ambient operating temperature limits should be noted and careful thermal gradient calculations undertaken to ensure that the junction temperature never exceeds 150°C.

Electrical and Optical Pulse Response

Figure 3 - Pulse Response Model

[Figure 3](#page-3-0) illustrates a simplified model of the ZL40539 output and the application. The ZL40539 consists of an ideal switched current source and an equivalent model of the ZL40539 output stage. The Electrical Model for the Laser Diode is a Voltage source Vd (V_on) in series with the On Resistance Rd all in parallel with the Junction Capacitance Cd. This simplified model approximately represents the Laser Diode Electrical load when operated beyond the Laser Threshold. To a first approximation, the Optical output is proportional to the current flow in the Resistor Rd.

The Laser Diode and the ZL40539 are connected together buy interconnect tracks with the return current passing through the supply decoupling bypass capacitor between ground and output Vcc.

The ZL40539 will typically switch the programmed output current in 400 ps and can be approximated to an ideal switch with a propagation delay of lout on (1.2 nS). The electrical pulse response parameters, Trise, Tfall, Overshoot and Undershoot are determined by the combined electrical network as illustrated in [Figure 3.](#page-3-0)

For example, the Rise Time and Fall time for large current steps can be slew rate limited by the combined interconnect and fixed interconnect inductance. The Fixed Inductance represents that associated with packaging and minimum interconnect distance. The Interconnect Inductance is that associated with the additional tracking between Laser Diode and the ZL40539 to accommodate application physical limitations. For example:-

> if a pulse of 360 mA amplitude (40 mA to 400 mA) is to be switched in a time of 1 nS with the Vd = 1.6 V, then:-

> the maximum volt drop across the interconnect inductance is approximately 3.5 V (maximum Vpin for 500 mA output) – 1.6 V (Vdiode) = 1.9 V.

Consequently, L*di/dt < 1.9 V.

Hence, L < 1.9/ (0.36A/1nS) = 5.3 nH.

Small current step size Rise and Fall time will be determined by the Bandwidth of the combined network. This is dominated by the Interconnect Inductance and the output Capacitance. Similarly, the overshoot and undershoot will be determined by the Q of the network. This is a function of the Source Impedance from the ZL40539, the Interconnect inductance and the Load impedance of the Laser Diode. [Figure 3](#page-3-0) includes example simplified estimates of the Q and BW of the combined Laser Diode, ZL40539 and interconnect network for two different interconnect inductance values (5 nH & 7 nH) and two different Diode On resistance (3 Ohm & 7 Ohm). This simple analysis illustrates the change in BW and Q of the network depending on these parameters. This in turn effects the Rise Time and Fall time and the Overshoot and Undershoot performance achieved in the application.

Specified Electrical Performance with 15 mm Interconnect and Zarlink ZLE40539 Evaluation Board

The specified transient pulse performance in the table are results based on the electrical measurements and simulations across full process corners using the Zarlink Evaluation Board using a 3.9 Ohm resistive load to ground.

The track interconnect between ZL40539 and the 3.9 Ohm Resistor is 15 mm long and uses a 2 mm wide track on single sided FR4 board. The return path is via two 2 mm wide tracks spaced 0.25 mm either side of the track between output and the 3.9 ohm resistor. The combined forward and return path forms a co planar transmission line with a characteristic impedance of approximately 120 ohms.

The tight coupled return paths carrying the return current reduce the effective series inductance (Leff) which can be approximated to:-

Leff = $2 *$ Lint $*$ (1 - K) + $2 *$ Lfix $*$ (1 - K).

The ZLE40539 board has two positions for the Laser Diode at two different distances. (15 and 30 mm).

The measured value of Leff is 7 nH.

The estimated value of Leff = $2 * 8 (1 – 0.5) = 8$ nH.

The actual pulse response achieved in an application is thus dependent on the application.

Application Layout Guide Lines

Minimize Interconnect Inductance by:

- 1. Using Short Interconnect Distance
- 2. Use wide interconnect tracks
- 3. Keep the return path tightly coupled to the forward path

ZL40539E Interconnect

Figure 4 - ZLE40539 Application Board Electrical Interconnect

Application Diagram

Figure 5 - Application Schematic Diagram

Evaluation Boards From Zarlink Semiconductor

Zarlink Semiconductor provide an LDD evaluation board. This is primarily for those interested in performing their own assessment of the operation of the LDD. [Figure 5](#page-5-0) shows a recommended application configuration. The inputs are connected via side launch SMA connectors.

Please order as ZLE40539.

Pin List

Absolute Maximum Ratings

CAUTION: **Stresses outside these ranges may cause permanent damage to the device.**

Operating Range

Package Thermal Resistance

Electrical Characteristics - Supply Current and Digital Inputs - Vcc = 5 V, Tamb = 25°C, INR = IN4 = 400µA, IN2 = 160µA, $IN3 = 267 \mu A$, Enable = High, ChR, Ch2, Ch3, Ch4 disabled, OSCEN = Low, unless otherwise specified.

Notes:

A = 100% Tested B = Guaranteed by Characterisation and Design C = Guaranteed by Simulation

Electrical Characteristics - Outputs A and B - Vcc = 5 V, T_{amb} = 25°C, Enable = High, ChR, Ch2, Ch3, Ch4 disabled, OSCEN = Low, unless otherwise specified.

Notes: A = 100% Tested, B = Guaranteed by Characterisation and Design, C= Guaranteed by Design

Electrical Characteristics - Timing - Vcc = 5 V, Tamb = 25°C, Enable = High, Ch2, Ch3, Ch4 disabled, OSCEN = Low, unless otherwise specified.

Notes:- A = 100% Tested

B = Guaranteed by Characterisation and Design
C= Guaranteed by Design
† (EN2P, EN2N), (EN3P, EN3N), (EN4P, EN4N) input pulse rise and fall time = 0.4 ns.
‡ Parameter is measured Electrical Pulse Response using 3.9 Ohm load

Electrical Characteristics - Oscillator - Vcc = 5 V, T_{amb} = 25°C, INR = 400 uA, IN2 = IN3 = IN4 = 160 µA, PWR_UP = High, Ch2, Ch3, Ch4 disabled, OSCEN = Low, unless otherwise specified.

Notes:
A = 100% Tested
B = Guaranteed by Characterisation and Design
C= Guaranteed by Design

* (EN2P, EN2N), (EN3P, EN3N), (EN4P, EN4N) pulse rise and fall time = 0.4 ns.

Characteristic Curves

Figure 6 - Iout vs Iin for Read Channel

Figure 7 - Iout vs Iin Channel 2

Figure 8 - Iout vs Iin Channel 3

Figure 10 - Oscillator Frequency vs RF

 Vcc = 5 V, Temp = 25C

Figure 14 - Pulse Response for 200 mA Write Current

I/O diagrams

Figure 15 - CMOS/LVTTL Input (Enable, OSCEN)

Figure 16 - Oscillator Resistors (RF, RS)

Figure 17 - Read Current Input (INR)

Figure 18 - Output (OUTA, OUTB)

Figure 19 - Write Current Input (IN2, IN3, IN4)

Figure 20 - LVDS Input (EN2, /EN2), (EN3, /EN3), (EN4, /EN4)

OUTA and OUTB Control

Table 1 - Output Function for Set Logic Inputs

Note: $1 = \text{logic high}, 0 = \text{logic low and } X = \text{"don't care"}$

Oscillator Control

Table 2 - Output Function for Set Logic Inputs

Note: $1 = \text{logic high}, 0 = \text{logic low and } X = \text{"don't care"}$

Timing Diagrams

Figure 21 - Timing of Read or Write Channels

Figure 22 - Timing of Output with Enable, Read and Write Levels

Example Waveforms

Write Waveform

The Write output waveform may be produced as shown in [Figure 23.](#page-23-0) The Erase level is set by switching off both the Bias level and the Write level. The Write switching waveform is produced by switching off the Erase level and Switching on the Bias level and then modulating that with the Write level. The peak of the Write waveform is the sum of the Bias and the Write levels.

Figure 23 - Write Waveform Example

- Note 1: Only the Write signal changes to modulate the output during the Write pulse.
- Note 2: Each of the Write Channels can provide typically 570 mA. It is not necessary to add together the output of more than one Write Channel to achieve 570 mA.

Oscillator Waveform

The Oscillator may be enabled independently and is summed with the selected level.

Note: The amplitude of the Oscillator must be less than the programmed DC output level to avoid clipping and subsequent increase in harmonic distortion.

For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable.
However, Zarlink assumes no liability for errors that ma

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part
of any order or contract nor to be regarded as a represe

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE