Outputs (Preliminary)

'4LCXZR163245 16-Bit Dual Supply Translating Transceiver with 3-STATE Outputs and 26 Ω Series Resistors

Ξ

FAIRCHILD

SEMICONDUCTOR TM

May 2001 Revised May 2001

74LCXZR163245 16-Bit Dual Supply Translating Transceiver with 3-STATE Outputs and 26ΩSeries Resistors in Outputs (Preliminary)

General Description

The 74LCXZR163245 is a dual supply, 16-bit, translating transceiver that is designed for two-way asynchronous communication between busses at different supply voltages. This device is suited for PCMCIA and other real-time configurable I/O applications that utilize mixed power supplies.

The 74LCXZR163245 is designed to Power-Up and Power-Down into a High Impedance state (outputs disabled). The feature eliminates the need to power-up in a specific sequence to avoid drawing excessive current.

The A Port interfaces with the higher voltage bus (3.0V to 5.5V), and the B Port interfaces with the lower voltage bus (2.3V to 3.6V). This dual supply design allows for translation from low voltage busses (2.3V to 3.6V) to busses at a higher potential, up to 5.5V. The 74LCXZR163245 is intended to be used in applications where the A Port is connected to the PCMCIA card slots, and the B Port is connected to the 3.0V host system.

Furthermore, when both $\overline{\text{OE}}$'s are HIGH, the A Port I/O pins are disabled, and both A Port I/O connections and A Port V_{CC} are allowed to float. This feature permits PCMCIA cards to be inserted and removed during normal operation.

All A and B I/O include nominal 26Ω series resistors to reduce overshoot and undershoot.

The Transmit/Receive (T/ \overline{R}) input determines the direction of data flow. Transmit (active-HIGH) enables data from A Ports to B Ports; Receive (active-LOW) enables data from B Ports to A Ports. The Output Enable (\overline{OE}_1 , \overline{OE}_2) inputs, when HIGH, disable their associated ports by placing the I/Os in HIGH-Z condition. The 74LCXZR163245 is

designed so that the control pins $(T/\overline{R}_n, \ \overline{OE}_n)$ are powered by $V_{CCB},$ so that V_{CCA} may be removed when the I/Os are disabled.

The 74LCXZR163245 is suitable for mixed voltage applications such as notebook computers using a 3.3V CPU and 5.0V peripheral components. It is fabricated with an Advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.


Features

- Bidirectional interface between 3V busses and 5V busses
- Supports live insertion and withdrawal (Note 1)
- Outputs source/sink up to 12 mA
- All outputs include nominal 26Ω series resistors
- Uses patented Quiet Series[™] noise/EMI reduction circuitry
- Functionally compatible with the 74 series 16245
- Port A I/O may be disabled by use of \overline{OE}_n or removal of A Port V_{CC}
- Port A V_{CC} may be removed when OE_n is used to disable I/O's
- Port A V_{CC} removal may occur coincident with rising edge of \overline{OE}_n
- Configurable as one 16-bit or two 8-bit transceivers
- Unrestricted power-up sequencing

Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor; the minimum value or the resistor is determined by the current-sourcing capability of the driver.

Ordering Code: Order Number Package Number Package Description 74LCXZR163245MTD MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code. Quiet SeriesTM is a trademark of Fairchild Semiconductor Corporation.

© 2001 Fairchild Semiconductor Corporation DS500383



Pin Descriptions

Pin Names	Description					
OEn	Output Enable Input (Active LOW)					
T/R _n	Transmit/Receive Input					
A ₀ -A ₁₅	Side A Inputs or 3-STATE Outputs					
B ₀ -B ₁₅	Side B Inputs or 3-STATE Outputs					

Truth Tables

Inp	outs	Outpute			
OE ₁	T/R ₁	Outputs			
L	L	Bus B ₀ –B ₇ Data to Bus A ₀ –A ₇			
L	Н	Bus A ₀ -A ₇ Data to Bus B ₀ -B ₇			
н	х	HIGH Z State on A ₀ -A ₇ , B ₀ -B ₇			
		•			
Inp	outs	Outputo			
Inp OE ₂	outs T/R ₂	Outputs			
·		Outputs Bus B ₈ -B ₁₅ Data to Bus A ₈ -A ₁₅			
·		•			

in a high impedance (Z) state prevents intermittent low

impedance loading or glitching in bus oriented applications.

To ensure the high impedance state during power up

beyond a V_{CC} of 1.5V and also during power down, the

 $\overline{\text{OE}}_n$ pin should be tied to V_{CCB} through a pull up resistor. The minimum value of this resistor is determined by the

current-sourcing capability of the device driving the \overline{OE}_n

H = HIGH Voltage Level


L = LOW Voltage Level X = Immaterial (HIGH or LOW, inputs may not float)

Z = High Impedance

LCXZR163245 Translator Power Up Note

The LCXZR163245 Translator is designed with two separate V_{CC} power rails. V_{CCA} is the higher potential rail, operating at 3.0 to 5.5 volts, and $V_{\mbox{\scriptsize CCB}}$ is the lower potential rail, operating at 2.3 to 3.6 volts. The control pins of the device $(\overline{OE}_n, T/\overline{R}_n)$ are supplied by the V_{CCB} rail.

The LCXZR163245 will remain in high impedance mode (outputs are disabled) when $V_{\mbox{CCA}}$ and/or $V_{\mbox{CCB}}$ is between 0 volts and 1.5 volts during power up. Placing the outputs



www.fairchildsemi.com

0F 8

11

Logic Diagrams

OF

 T/\overline{R}_1

pin.

74LCXZR163245

Symbol	Parameter	Value	Conditions	Units
V_{CCA}, V_{CCB}	Supply Voltage	-0.5V to +7.0		V
VI	DC Input Voltage	-0.5V to V _{CCB} +0.5	OE, T/R Control Pins	V
V _{I/O}	DC Input/Output Voltage	-0.5V to +7.0	Outputs 3-STATE	
		-0.5V to V _{CCA} +0.5	A Outputs Active (Note 3)	V
		–0.5V to V _{CCB} +0.5	B Outputs Active (Note 3)	
I _{IK}	DC Input Diode Current	±50	@ OE, T/R	mA
I _{ОК}	DC Output Diode Current	±50		mA
I _O	DC Output Source or Sink Current	±50		mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current			
	per Output Pin	±50		mA
	and Max Current	±200		
T _{STG}	Storage Temperature Range	-65°C to +150		°C
	DC Latch-Up Source or Sink Current	±300		mA

Recommended Operating Conditions

Symbol	Parameter			Max	Units
V _{CC}	Supply Voltage	V _{CCB}	2.3	3.6	V
		V _{CCA}	3.0	5.5	v
VI	Input Voltage @ OE, T/R		0	V _{CCB}	V
V _{I/O}	Input Output Voltage	A _n	0	V _{CCA}	V
		B _n	0	V _{CCB}	v
T _A	Free Air Operating Temperature		-40	+85	°C
$\Delta V / \Delta t$	Minimum Input Edge Rate, VIN from 3	30% to 70% of V _{CC} , V _{CC} @ 3.0V, 4.5V, 5.5V		10	ns/V

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_{O} Absolute Maximum Rating must be observed.

DC Electrical Characteristics

Symbol	Parameter	V _{CCB}	V _{CCA}	T _A = -40°	C to +85°C	Units	Conditions	
Symbol	Falailletei		(V)	(V)	Min	Max	Units	Conditions
V _{IHA}	Minimum HIGH	A _n	2.3	3.0	2.0			
	Level Input		3.0	3.6	2.0			
	Voltage		3.6	5.5	2.0		v	
V _{IHB}		B _n	2.3	3.0	1.7		v	
		OE	3.0	3.6	2.0			
		T/R	3.6	5.5	2.0			
V _{ILA}	Maximum LOW	A _n	2.7	3.0		0.8		
	Level Input		3.0	3.6		0.8		
	Voltage		3.6	5.5		0.8	v	
V _{ILB}		B _n	2.7	3.0		0.7	v	
		OE	3.0	3.6		0.8		
		T/R	3.6	5.5		0.8		

Character at			V _{CCB}	V _{CCA}	$T_A = -40^{\circ}C$	C to +85°C	Hadda	
Symbol	Parameter		(V)	(V)	Min	Max	Units	Conditions
V _{OHA}	Minimum HIGH Level		2.3	3.0	V _{CCA} -0.2			$I_{OUT} = -100 \ \mu A$
	Output Voltage		2.3	3.0	2.4			$I_{OH} = -4 \text{ mA}$
			2.3	3.0	2.0			$I_{OH} = -12 \text{ mA}$
			2.7	3.0	2.4			$I_{OH} = -4 \text{ mA}$
			2.7	4.5	3.7		V	$I_{OH} = -12 \text{ mA}$
V _{OHB}			2.3	3.0	V _{CCB} -0.2			$I_{OUT} = -100 \ \mu A$
			2.3	3.0	1.8			$I_{OH} = -4 \text{ mA}$
			2.3	4.5	2.2			$I_{OH} = -12 \text{ mA}$
			3.0	4.5	2.2			$I_{OH} = -12 \text{ mA}$
V _{OLA}	Maximum LOW Level		2.3	3.0		0.2		I _{OUT} = 100 μA
	Output Voltage		2.3	3.0		0.8		$I_{OL} = 12 \text{ mA}$
			2.3	3.0		0.6		I _{OL} = 4 mA
			3.6	4.5		0.7	V	$I_{OL} = 12 \text{ mA}$
V _{OLB}			3.0	3.0		0.2		$I_{OUT} = 100 \ \mu A$
			2.3	3.0		0.6		$I_{OL} = 4 \text{ mA}$
			3.0	4.5		0.8		$I_{OL} = 12 \text{ mA}$
I _{IN}	Maximum Input		3.6	3.6				
	Leakage Current @ OE, T/R		3.6	5.5		±5.0	μΑ	$V_I = V_{CCB}$ or GND
I _{OZA}	Maximum 3-STATE		3.6	3.6		±5.0		$V_I = V_{IL}, \ V_{IH},$
	Output Leakage		3.6	5.5		±5.0	μΑ	$\overline{OE} = V_{CCB}$
	@ A _n							$V_{O} = V_{CCA}, GND$
I _{OZB}	Maximum 3-STATE		3.6	3.6		±5.0		$V_I = V_{IL}, \ V_{IH},$
	Output Leakage		3.6	5.5		±5.0	μΑ	$OE = V_{CCB}$
	@ B _n							$V_{O} = V_{CCB}, GND$
ΔI_{CC}	Maximum	$B_n, \overline{OE}, T/\overline{R}$	3.6	5.5		500	μA	$V_I = V_{CCB} - 0.6V$
	I _{CC} /Input	A _n	3.6	5.5		2.0	mA	$V_I = V_{CCA} - 2.1V$
I _{CCA1}	Quiescent V _{CCA}							$A_n = V_{CCA}$ or GND
	Supply Current		3.6	Open		50	μΑ	$B_n = Open, \overline{OE} = V_{CCB},$
	as A Port Floats							$T/\overline{R} = V_{CCB}, V_{CCB} = Ope$
I _{CCA2}	Quiescent V _{CCA}		3.6	3.6		50		$A_n = V_{CCA}$ or GND,
	Supply Current		3.6	5.5		80	μΑ	$B_n = V_{CCB}$ or GND,
								$\overline{OE} = GND, T/R = GND$
I _{CCB}	Quiescent V _{CCB}		3.6	3.6		50		$A_n = V_{CCA}$ or GND,
	Supply Current		3.6	5.5		50	μΑ	$B_{n} = V_{CCB} \text{ or } GND,$
								$\overline{OE} = GND, T/R = V_{CCB}$
I _{PU/PD}	Power Up 3-STATE Ou	tput Current	0-1.5	0-1.5		±5.0	μΑ	$V_{O} = 5V$ to V_{CC}
								$V_I = GND \text{ or } V_{CC}$

Symbol	Parameter	Conditions	V _{ССВ} (V)	V _{CCA} (V)	T _A = +25°C Typical	Units
V _{OLPB}	Quiet Output Dynamic	$C_{L} = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	2.5	3.3	0.4	V
	Peak V _{OL} , A to B		3.3	5.0	0.4	V
V _{OLPA}	Quiet Output Dynamic	$C_L = 30 \text{ pF}, \text{ V}_{IH} = \text{V}_{CC}, \text{ V}_{IL} = 0 \text{V}$	2.5	3.3	0.4	V
	Peak V _{OL} , B to A		3.3	5.0	0.8	v
V _{OLVB}	Quiet Output Dynamic	$C_L = 30 \text{ pF}, \text{ V}_{IH} = \text{V}_{CC}, \text{ V}_{IL} = 0 \text{V}$	2.5	3.3	-0.4	V
	Valley V _{OL} , A to B		3.3	5.0	-0.4	v
V _{OLVA}	Quiet Output Dynamic	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	2.5	3.3	-0.4	V
	Valley V _{OL} , B to A		3.3	5.0	-0.8	v

Symbol		~	℃ to +85°C 50 pF	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 30 \text{ pF}$ $V_{CCB} = 2.5V \pm 0.2V$ $V_{CCA} = 5.0V \pm 0.5V$		Units
	Parameter	V _{CCB} = 3	3.3V ± 0.3V			
		$V_{CCA} = 5$	$6.0V\pm0.5V$			
		Min	Max	Min	Max	t
t _{PHL}	Propagation Delay	1.0	7.5	1.0	7.0	ns
t _{PLH}	A to B	1.0	7.5	1.0	7.0	115
t _{PHL}	Propagation Delay	1.0	7.5	1.0	7.0	ns
t _{PLH}	B to A	1.0	7.5	1.0	7.0	115
t _{PZL}	Output Enable Time	1.0	9.5	1.0	12.5	ns
t _{PZH}	OE to B	1.0	5.5	1.0	12.5	113
t _{PZL}	Output Enable Time	1.0	9.5	1.0	11.0	ns
t _{PZH}	OE to A	1.0	9.5	1.0	11.0	115
t _{PHZ}	Output Disable Time	1.0	9.5	1.0	10.0	ns
t _{PLZ}	OE to B	1.0	5.5	1.0	10.0	113
t _{PHZ}	Output Disable Time	1.0	9.5	1.0	11.5	ns
t _{PLZ}	OE to A	1.0	5.5	1.0	11.5	113
t _{OSHL}	Output to Output Skew (Note 4)		1.0		1.0	ns
t _{OSLH}	Data to Output		1.0		1.0	115

Note 4: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design. Note: Typical values at $V_{CCA} = 3.3V$, $V_{CCB} = 5.0V$ @ 25°C.

Note: Typical values at $V_{CCA} = 3.3V$, $V_{CCB} = 3.3V$ @ 25°C.


Capacitance

Γ

Symbol	Parameter			Units	Conditions
C _{IN}	Input Capacitance		4.5	pF	V _{CC} = Open
C _{I/O}	Input/Output Capacitance		10	pF	V _{CCA} = 5.0V V _{CCB} = 2.5V, 3.3V
					V _{CCB} = 2.5V, 3.3V
C _{PD}	Power Dissipation	A→B	40	pF	V _{CCB} = 2.5V, 3.3V
	Capacitance (Note 5)	B→A	65	pF	$V_{CCA} = 5.0V$

Note 5: C_{PD} is measured at 10 MHz.

www.fairchildsemi.com



The LCXZR163245 is a 48-pin dual supply device well suited for PCMCIA I/O applications. Ideal for low power notebook designs, the LCXZR163245 consumes less than 1 mW of quiescent power in all modes of operation. The LCXZR163245 meets all PCMCIA I/O voltage requirements at 5V and 3.3V operation. By tying V_{CCB} of the LCXZR163245 to the card voltage supply, the PCMCIA card will always experience rail to rail output swings, maximizing the reliability of the interface.

The V_{CCB} pin on the LCXZR163245 must always be tied to a 3V power supply. This voltage connection provides internal references needed to account for variations in V_{CCA}. When connected as in the figure above, the LCXZR163245 meets all the voltage and current requirements of the ISA bus standard (IEEE P996).

Please reference Application Note AN-5001 for more detailed information on using Fairchild's LVX Low Voltage Dual Supply CMOS Translating Transceivers.

