



May 2001  
Revised May 2001

## 74LCXZR163245

### 16-Bit Dual Supply Translating Transceiver with 3-STATE Outputs and 26Ω Series Resistors in Outputs (Preliminary)

#### General Description

The 74LCXZR163245 is a dual supply, 16-bit, translating transceiver that is designed for two-way asynchronous communication between busses at different supply voltages. This device is suited for PCMCIA and other real-time configurable I/O applications that utilize mixed power supplies.

The 74LCXZR163245 is designed to Power-Up and Power-Down into a High Impedance state (outputs disabled). The feature eliminates the need to power-up in a specific sequence to avoid drawing excessive current.

The A Port interfaces with the higher voltage bus (3.0V to 5.5V), and the B Port interfaces with the lower voltage bus (2.3V to 3.6V). This dual supply design allows for translation from low voltage busses (2.3V to 3.6V) to busses at a higher potential, up to 5.5V. The 74LCXZR163245 is intended to be used in applications where the A Port is connected to the PCMCIA card slots, and the B Port is connected to the 3.0V host system.

Furthermore, when both  $\overline{OE}$ 's are HIGH, the A Port I/O pins are disabled, and both A Port I/O connections and A Port  $V_{CC}$  are allowed to float. This feature permits PCMCIA cards to be inserted and removed during normal operation. All A and B I/O include nominal 26Ω series resistors to reduce overshoot and undershoot.

The Transmit/Receive ( $T/\overline{R}$ ) input determines the direction of data flow. Transmit (active-HIGH) enables data from A Ports to B Ports; Receive (active-LOW) enables data from B Ports to A Ports. The Output Enable ( $\overline{OE}_1, \overline{OE}_2$ ) inputs, when HIGH, disable their associated ports by placing the I/Os in HIGH-Z condition. The 74LCXZR163245 is

designed so that the control pins ( $T/\overline{R}_n, \overline{OE}_n$ ) are powered by  $V_{CCB}$ , so that  $V_{CCA}$  may be removed when the I/Os are disabled.

The 74LCXZR163245 is suitable for mixed voltage applications such as notebook computers using a 3.3V CPU and 5.0V peripheral components. It is fabricated with an Advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### Features

- Bidirectional interface between 3V busses and 5V busses
- Supports live insertion and withdrawal (Note 1)
- Outputs source/sink up to 12 mA
- All outputs include nominal 26Ω series resistors
- Uses patented Quiet Series™ noise/EMI reduction circuitry
- Functionally compatible with the 74 series 16245
- Port A I/O may be disabled by use of  $\overline{OE}_n$  or removal of A Port  $V_{CC}$
- Port A  $V_{CC}$  may be removed when  $\overline{OE}_n$  is used to disable I/O's
- Port A  $V_{CC}$  removal may occur coincident with rising edge of  $\overline{OE}_n$
- Configurable as one 16-bit or two 8-bit transceivers
- Unrestricted power-up sequencing

**Note 1:** To ensure the high-impedance state during power up or down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pull-up resistor; the minimum value or the resistor is determined by the current-sourcing capability of the driver.

#### Ordering Code:


Order Number	Package Number	Package Description
74LCXZR163245MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.


Quiet Series™ is a trademark of Fairchild Semiconductor Corporation.

74LCXZR163245 16-Bit Dual Supply Translating Transceiver with 3-STATE Outputs and 26Ω Series Resistors in Outputs (Preliminary)

**Logic Symbol**



**Connection Diagram**



**Pin Descriptions**

Pin Names	Description
$\overline{OE}_n$	Output Enable Input (Active LOW)
$T/\overline{R}_n$	Transmit/Receive Input
$A_0-A_{15}$	Side A Inputs or 3-STATE Outputs
$B_0-B_{15}$	Side B Inputs or 3-STATE Outputs

**Truth Tables**

Inputs		Outputs
$\overline{OE}_1$	$T/\overline{R}_1$	
L	L	Bus $B_0-B_7$ Data to Bus $A_0-A_7$
L	H	Bus $A_0-A_7$ Data to Bus $B_0-B_7$
H	X	HIGH Z State on $A_0-A_7, B_0-B_7$

Inputs		Outputs
$\overline{OE}_2$	$T/\overline{R}_2$	
L	L	Bus $B_8-B_{15}$ Data to Bus $A_8-A_{15}$
L	H	Bus $A_8-A_{15}$ Data to Bus $B_8-B_{15}$
H	X	HIGH-Z State on $A_8-A_{15}, B_8-B_{15}$

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial (HIGH or LOW, inputs may not float)  
 Z = High Impedance

**LCXZR163245 Translator Power Up Note**



The LCXZR163245 Translator is designed with two separate  $V_{CC}$  power rails.  $V_{CCA}$  is the higher potential rail, operating at 3.0 to 5.5 volts, and  $V_{CCB}$  is the lower potential rail, operating at 2.3 to 3.6 volts. The control pins of the device ( $\overline{OE}_n, T/\overline{R}_n$ ) are supplied by the  $V_{CCB}$  rail.

The LCXZR163245 will remain in high impedance mode (outputs are disabled) when  $V_{CCA}$  and/or  $V_{CCB}$  is between 0 volts and 1.5 volts during power up. Placing the outputs

in a high impedance (Z) state prevents intermittent low impedance loading or glitching in bus oriented applications.

To ensure the high impedance state during power up beyond a  $V_{CC}$  of 1.5V and also during power down, the  $\overline{OE}_n$  pin should be tied to  $V_{CCB}$  through a pull up resistor. The minimum value of this resistor is determined by the current-sourcing capability of the device driving the  $\overline{OE}_n$  pin.

**Logic Diagrams**



**Note:** Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings <sup>(Note 2)</sup>									
Symbol	Parameter		Value	Conditions	Units				
$V_{CCA}, V_{CCB}$	Supply Voltage		-0.5V to +7.0		V				
$V_I$	DC Input Voltage		-0.5V to $V_{CCB} + 0.5$	$\overline{OE}$ , $T/\overline{R}$ Control Pins	V				
$V_{I/O}$	DC Input/Output Voltage		-0.5V to +7.0	Outputs 3-STATE	V				
			-0.5V to $V_{CCA} + 0.5$	A Outputs Active (Note 3)					
			-0.5V to $V_{CCB} + 0.5$	B Outputs Active (Note 3)					
$I_{IK}$	DC Input Diode Current		$\pm 50$	@ $\overline{OE}$ , $T/\overline{R}$	mA				
$I_{OK}$	DC Output Diode Current		$\pm 50$		mA				
$I_O$	DC Output Source or Sink Current		$\pm 50$		mA				
$I_{CC}$ or $I_{GND}$	DC $V_{CC}$ or Ground Current								
	per Output Pin		$\pm 50$		mA				
	and Max Current		$\pm 200$						
$T_{STG}$	Storage Temperature Range		-65°C to +150		°C				
	DC Latch-Up Source or Sink Current		$\pm 300$		mA				
Recommended Operating Conditions									
Symbol	Parameter			Min	Max	Units			
$V_{CC}$	Supply Voltage			2.3	3.6	V			
				3.0	5.5				
$V_I$	Input Voltage @ $\overline{OE}$ , $T/\overline{R}$			0	$V_{CCB}$	V			
$V_{I/O}$	Input Output Voltage			0	$V_{CCA}$	V			
				0	$V_{CCB}$				
$T_A$	Free Air Operating Temperature			-40	+85	°C			
$\Delta V/\Delta t$	Minimum Input Edge Rate, $V_{IN}$ from 30% to 70% of $V_{CC}$ , $V_{CC}$ @ 3.0V, 4.5V, 5.5V				10	ns/V			
<p><b>Note 2:</b> The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.</p> <p><b>Note 3:</b> <math>I_O</math> Absolute Maximum Rating must be observed.</p>									
DC Electrical Characteristics									
Symbol	Parameter		$V_{CCB}$ (V)	$V_{CCA}$ (V)	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		Units	Conditions	
					Min	Max			
$V_{IHA}$	Minimum HIGH Level Input Voltage	$A_n$	2.3	3.0	2.0		V		
			3.0	3.6	2.0				
			3.6	5.5	2.0				
$V_{IHB}$		$B_n$	2.3	3.0	1.7				
			$\overline{OE}$	3.0	3.6	2.0			
			$T/\overline{R}$	3.6	5.5	2.0			
$V_{ILA}$	Maximum LOW Level Input Voltage	$A_n$	2.7	3.0		0.8	V		
			3.0	3.6		0.8			
			3.6	5.5		0.8			
$V_{ILB}$		$B_n$	2.7	3.0		0.7			
			$\overline{OE}$	3.0	3.6				0.8
			$T/\overline{R}$	3.6	5.5				0.8

74LCXZR163245

DC Electrical Characteristics (Continued)								
Symbol	Parameter	V <sub>CCB</sub> (V)	V <sub>CCA</sub> (V)	T <sub>A</sub> = -40°C to +85°C		Units	Conditions	
				Min	Max			
V <sub>OHA</sub>	Minimum HIGH Level Output Voltage	2.3	3.0	V <sub>CCA</sub> -0.2		V	I <sub>OUT</sub> = -100 μA I <sub>OH</sub> = -4 mA I <sub>OH</sub> = -12 mA I <sub>OH</sub> = -4 mA I <sub>OH</sub> = -12 mA	
		2.3	3.0	2.4				
		2.3	3.0	2.0				
		2.7	3.0	2.4				
		2.7	4.5	3.7				
V <sub>OHB</sub>		2.3	3.0	V <sub>CCB</sub> -0.2		V	I <sub>OUT</sub> = -100 μA I <sub>OH</sub> = -4 mA I <sub>OH</sub> = -12 mA I <sub>OH</sub> = -12 mA	
		2.3	3.0	1.8				
		2.3	4.5	2.2				
		3.0	4.5	2.2				
V <sub>OLA</sub>	Maximum LOW Level Output Voltage	2.3	3.0		0.2	V	I <sub>OUT</sub> = 100 μA I <sub>OL</sub> = 12 mA I <sub>OL</sub> = 4 mA I <sub>OL</sub> = 12 mA	
		2.3	3.0		0.8			
		2.3	3.0		0.6			
		3.6	4.5		0.7			
V <sub>OLB</sub>		3.0	3.0		0.2	V	I <sub>OUT</sub> = 100 μA I <sub>OL</sub> = 4 mA I <sub>OL</sub> = 12 mA	
		2.3	3.0		0.6			
		3.0	4.5		0.8			
I <sub>IN</sub>	Maximum Input Leakage Current @ OE, T/R	3.6	3.6			μA	V <sub>I</sub> = V <sub>CCB</sub> or GND	
		3.6	5.5		±5.0			
I <sub>OZA</sub>	Maximum 3-STATE Output Leakage @ A <sub>n</sub>	3.6	3.6		±5.0	μA	V <sub>I</sub> = V <sub>IL</sub> , V <sub>IH</sub> , OE = V <sub>CCB</sub> , V <sub>O</sub> = V <sub>CCA</sub> , GND	
		3.6	5.5		±5.0			
I <sub>OZB</sub>	Maximum 3-STATE Output Leakage @ B <sub>n</sub>	3.6	3.6		±5.0	μA	V <sub>I</sub> = V <sub>IL</sub> , V <sub>IH</sub> , OE = V <sub>CCB</sub> , V <sub>O</sub> = V <sub>CCB</sub> , GND	
		3.6	5.5		±5.0			
ΔI <sub>CC</sub>	Maximum I <sub>CC</sub> /Input	B <sub>n</sub> , OE, T/R	3.6	5.5		500	μA	V <sub>I</sub> = V <sub>CCB</sub> -0.6V
		A <sub>n</sub>	3.6	5.5		2.0		
I <sub>CCA1</sub>	Quiescent V <sub>CCA</sub> Supply Current as A Port Floats	3.6	Open		50	μA	A <sub>n</sub> = V <sub>CCA</sub> or GND B <sub>n</sub> = Open, OE = V <sub>CCB</sub> , T/R = V <sub>CCB</sub> , V <sub>CCB</sub> = Open	
I <sub>CCA2</sub>	Quiescent V <sub>CCA</sub> Supply Current	3.6	3.6		50	μA	A <sub>n</sub> = V <sub>CCA</sub> or GND, B <sub>n</sub> = V <sub>CCB</sub> or GND, OE = GND, T/R = GND	
		3.6	5.5		80			
I <sub>CCB</sub>	Quiescent V <sub>CCB</sub> Supply Current	3.6	3.6		50	μA	A <sub>n</sub> = V <sub>CCA</sub> or GND, B <sub>n</sub> = V <sub>CCB</sub> or GND, OE = GND, T/R = V <sub>CCB</sub>	
		3.6	5.5		50			
I <sub>PU/PD</sub>	Power Up 3-STATE Output Current	0-1.5	0-1.5		±5.0	μA	V <sub>O</sub> = 5V to V <sub>CC</sub> V <sub>I</sub> = GND or V <sub>CC</sub>	

Dynamic Switching Characteristics							
Symbol	Parameter	Conditions	V <sub>CCB</sub> (V)	V <sub>CCA</sub> (V)	T <sub>A</sub> = +25°C		Units
					Typical		
V <sub>OLPB</sub>	Quiet Output Dynamic Peak V <sub>OL</sub> , A to B	C <sub>L</sub> = 30 pF, V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = 0V	2.5	3.3	0.4		V
			3.3	5.0	0.4		
V <sub>OLPA</sub>	Quiet Output Dynamic Peak V <sub>OL</sub> , B to A	C <sub>L</sub> = 30 pF, V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = 0V	2.5	3.3	0.4		V
			3.3	5.0	0.8		
V <sub>OLVB</sub>	Quiet Output Dynamic Valley V <sub>OL</sub> , A to B	C <sub>L</sub> = 30 pF, V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = 0V	2.5	3.3	-0.4		V
			3.3	5.0	-0.4		
V <sub>OLVA</sub>	Quiet Output Dynamic Valley V <sub>OL</sub> , B to A	C <sub>L</sub> = 30 pF, V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = 0V	2.5	3.3	-0.4		V
			3.3	5.0	-0.8		

AC Electrical Characteristics						
Symbol	Parameter	T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF V <sub>CCB</sub> = 3.3V ± 0.3V V <sub>CCA</sub> = 5.0V ± 0.5V		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 30 pF V <sub>CCB</sub> = 2.5V ± 0.2V V <sub>CCA</sub> = 5.0V ± 0.5V		Units
		Min	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay					
t <sub>PLH</sub>	A to B	1.0	7.5	1.0	7.0	ns
t <sub>PHL</sub>	Propagation Delay					
t <sub>PLH</sub>	B to A	1.0	7.5	1.0	7.0	ns
t <sub>PZL</sub>	Output Enable Time					
t <sub>PZH</sub>	$\overline{OE}$ to B	1.0	9.5	1.0	12.5	ns
t <sub>PZL</sub>	Output Enable Time					
t <sub>PZH</sub>	$\overline{OE}$ to A	1.0	9.5	1.0	11.0	ns
t <sub>PHZ</sub>	Output Disable Time					
t <sub>PLZ</sub>	$\overline{OE}$ to B	1.0	9.5	1.0	10.0	ns
t <sub>PHZ</sub>	Output Disable Time					
t <sub>PLZ</sub>	$\overline{OE}$ to A	1.0	9.5	1.0	11.5	ns
t <sub>OSSL</sub>	Output to Output Skew (Note 4)					
t <sub>OSLH</sub>	Data to Output		1.0		1.0	ns

**Note 4:** Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSSL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

**Note:** Typical values at V<sub>CCA</sub> = 3.3V, V<sub>CCB</sub> = 5.0V @ 25°C.

**Note:** Typical values at V<sub>CCA</sub> = 3.3V, V<sub>CCB</sub> = 3.3V @ 25°C.


### Capacitance

Symbol	Parameter	Typ	Units	Conditions	
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = Open	
C <sub>IO</sub>	Input/Output Capacitance	10	pF	V <sub>CCA</sub> = 5.0V V <sub>CCB</sub> = 2.5V, 3.3V	
C <sub>PD</sub>	Power Dissipation	A→B	40	pF	V <sub>CCB</sub> = 2.5V, 3.3V
	Capacitance (Note 5)	B→A	65	pF	V <sub>CCA</sub> = 5.0V

**Note 5:** C<sub>PD</sub> is measured at 10 MHz.

I/O Application for PCMCIA Cards

Block Diagram




The LCXZR163245 is a 48-pin dual supply device well suited for PCMCIA I/O applications. Ideal for low power notebook designs, the LCXZR163245 consumes less than 1 mW of quiescent power in all modes of operation. The LCXZR163245 meets all PCMCIA I/O voltage requirements at 5V and 3.3V operation. By tying  $V_{CCB}$  of the LCXZR163245 to the card voltage supply, the PCMCIA card will always experience rail to rail output swings, maximizing the reliability of the interface.

The  $V_{CCB}$  pin on the LCXZR163245 must always be tied to a 3V power supply. This voltage connection provides internal references needed to account for variations in  $V_{CCA}$ . When connected as in the figure above, the LCXZR163245 meets all the voltage and current requirements of the ISA bus standard (IEEE P996).

Please reference Application Note AN-5001 for more detailed information on using Fairchild's LVX Low Voltage Dual Supply CMOS Translating Transceivers.

**Physical Dimensions** inches (millimeters) unless otherwise noted



DIMENSIONS ARE IN MILLIMETERS

- NOTES:
- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93.
  - B. DIMENSIONS ARE IN MILLIMETERS.
  - C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
  - D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTD48RevB1

**48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)