

# Monolithic General Purpose CMOS Analog Switches

## FEATURES

- $\pm 15$  Volt Input Range
- ON Resistance < 50  $\Omega$
- Break-Before-Make Switching
- TTL and CMOS Compatible

## BENEFITS

- Improved Signal Headroom
- Reduced Switching Errors
- No Shorting of Inputs
- Simple Interfacing

## APPLICATIONS

- Audio Switching
- Sample and Hold Circuits

## DESCRIPTION

The DG5040 family of solid state analog switches are recommended for general purpose applications in instrumentation, and process control. Built on the Siliconix PLUS 40 high voltage CMOS monolithic process, these devices provide ease-of-use and performance advantages to the system designer. Key performance features of the 5040 series are 1  $\mu$ s switching, low power supply requirements, and break-before-make switching which guarantees that an ON channel will be turned OFF before an OFF channel can turn ON. Each switch conducts equally in either direction, when ON, and blocks up to 30 volts peak-to-peak when OFF. OFF leakage


current is 1 nA maximum. A epitaxial layer prevents latch up.

There are six devices in this series, which are differentiated by the type of switch action as shown in the functional block diagrams. In all cases the switches are bidirectional and maintain almost constant ON resistance throughout their operating range.


Package options include the 16-pin plastic and CerDIP. Temperature grades include commercial, C suffix (0 to 70°C), and military, A suffix (-55 to 125°C). For new designs, upgrade to the DG400-405 devices.

**5**

## PIN CONFIGURATION, FUNCTIONAL BLOCK DIAGRAM AND TRUTH TABLE



Top View  
Order Numbers:  
CerDIP: DG5040AK  
          DG5040CK  
Plastic: DG5040CJ



One SPST Switch per Package\*

Truth Table\*


LOGIC	SWITCH
0	OFF
1	ON

Logic "0"  $\leq 0.8$  V


Logic "1"  $\geq 2.0$  V

\*Switches Shown for Logic "1" Input.

## PIN CONFIGURATION, FUNCTIONAL BLOCK DIAGRAM AND TRUTH TABLE (Cont'd)



Order Numbers:  
 CerDIP: DG5041AK  
 DG5041CJ  
 Plastic: DG5041CJ




Two SPST Switches per Package


Truth Table\*

LOGIC	SWITCH
0	OFF
1	ON

Logic "0"  $\approx$  0.8 V  
 Logic "1"  $\approx$  2.0 V



Order Numbers:  
 CerDIP: DG5042AK  
 DG5042CK  
 Plastic: DG5042CJ




One SPDT Switch per Package


Truth Table\*

LOGIC	SWITCH 1	SWITCH 2
0	OFF	ON
1	ON	OFF

Logic "0"  $\approx$  0.8 V  
 Logic "1"  $\approx$  2.0 V



Order Numbers:  
 CerDIP: DG5043AK  
 DG5043CK  
 Plastic: DG5043CJ



Two SPDT Switches per Package\*



Truth Table\*

LOGIC	SWITCH 1	SWITCH 2	SWITCH 3	SWITCH 4
0	OFF	ON	ON	OFF
1	ON	OFF	OFF	ON

Logic "0"  $\approx$  0.8 V  
 Logic "1"  $\approx$  2.0 V

\*Switches Shown for Logic "1" Input



## PIN CONFIGURATION, FUNCTIONAL BLOCK DIAGRAM AND TRUTH TABLE (Cont'd)



Truth Table\*

LOGIC	SWITCH
0	OFF
1	ON

Logic "0"  $\approx$  0.8 V  
Logic "1"  $\approx$  2.0 V



Truth Table\*

LOGIC	SWITCH
0	OFF
1	ON

Logic "0"  $\approx$  0.8 V  
Logic "1"  $\approx$  2.0 V

\*Switches Shown for Logic "1" Input

## ABSOLUTE MAXIMUM RATINGS

Voltages Referenced to V-

V+ ..... 44V

VL ..... (GND - 0.3 V) to 44 V

GND ..... 25V

Digital inputs<sup>f</sup> VS, VD ... (V- minus 2 V) to (V+ plus 2 V)  
or 30 mA, whichever occurs first

Current (any terminal except S or D) ..... 30 mA

Continuous Current (S or D) ..... 30 mA

Peak Current (S or D)

Pulsed 1 ms 10% duty cycle max ..... 100 mA

Storage Temperature (A Suffix) ..... -65 to 150°C  
(C Suffix) ..... -65 to 125°C

Operating Temperature (A Suffix) ..... -55 to 125°C  
(C Suffix) ..... 0 to 70°C

Power Dissipation\*

16-Pin Plastic DIP\*\* ..... 450 mW

16-Pin Ceramic DIP\*\*\* ..... 900 mW

\* All leads welded or soldered to PC board.

\*\* Derate 6 mW/°C above 75°C

\*\*\* Derate 12 mW/°C above 75°C


ELECTRICAL CHARACTERISTICS <sup>a</sup>									
PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: V <sub>+</sub> = 15 V V <sub>-</sub> = -15 V V <sub>L</sub> = 5 V GND = 0 V V <sub>IN</sub> = 2.0 V, 0.8 V <sup>e</sup>	LIMITS						UNIT
			1=25°C		A SUFFIX		C SUFFIX		
			TEMP	TYP <sup>d</sup>	MIN <sup>b</sup>	MAX <sup>b</sup>	MIN <sup>b</sup>	MAX <sup>b</sup>	
<b>SWITCH</b>									
Analog Signal Range <sup>c</sup>	V <sub>ANALOG</sub>		1,2,3		-15	15	-15	15	V
Drain-Source ON Resistance	r <sub>DS(ON)</sub>	I <sub>S</sub> = -10 mA, V <sub>D</sub> = ±10 V	1,3 2			50 75		50 75	Ω
Switch OFF Leakage Current	I <sub>S(OFF)</sub>	V <sub>D</sub> = -14 V, V <sub>S</sub> = 14 V	1 2		-1 -100	1 100	-1 -100	1 100	nA
	I <sub>D(OFF)</sub>	V <sub>D</sub> = 14 V, V <sub>S</sub> = -14 V	1 2		-1 -100	1 100	-1 -100	1 100	
Channel ON Leakage Current	I <sub>D(ON)</sub> + I <sub>S(ON)</sub>	V <sub>S</sub> = V <sub>D</sub> = 14 V	1 2			2 200		2 200	nA
		V <sub>S</sub> = V <sub>D</sub> = -14 V	1 2		-2 -200		-2 -200		
<b>INPUT</b>									
Input Current with V <sub>IN</sub> LOW	I <sub>IL</sub>	V <sub>IN</sub> under test = 0.8 V	1,2		-1.0	1.0	-1.0	1.0	μA
Input Current with V <sub>IN</sub> HIGH	I <sub>IH</sub>	V <sub>IN</sub> under test = 2.0 V	1,2		-1.0	1.0	-1.0	1.0	
<b>DYNAMIC</b>									
Turn-ON Time	t <sub>ON</sub>	V <sub>S</sub> = ±10 V R <sub>L</sub> = 1 kΩ, C <sub>L</sub> = 35 pF See Figure 1A	1			1000		1200	ns
Turn-OFF Time	t <sub>OFF</sub>		1			500		700	
Charge Injection <sup>c</sup>	Q	C <sub>L</sub> = 10,000 pF V <sub>gen</sub> = 0 V, R <sub>gen</sub> = 0 Ω	1	30					pC
Off Isolation <sup>c</sup>		R <sub>L</sub> = 75 Ω, C <sub>L</sub> = 5 pF f = 1 MHz	1	75					dB
Crosstalk <sup>c</sup> (Channel-to-Channel)		R <sub>L</sub> = 75 Ω, V <sub>S</sub> = 2 Vp-p f = 1 MHz	1	89					
Source-OFF Capacitance <sup>c</sup>	C <sub>S(OFF)</sub>	V <sub>D</sub> = V <sub>S</sub> = 0 V f = 1 MHz	1	15					pF
Drain-OFF Capacitance <sup>c</sup>	C <sub>D(OFF)</sub>		1	17					
Channel ON Capacitance <sup>c</sup>	C <sub>D(ON)</sub> + C <sub>S(ON)</sub>		1	45					

ELECTRICAL CHARACTERISTICS <sup>a</sup>								
PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: V <sub>+</sub> = 15 V V <sub>-</sub> = -15 V V <sub>L</sub> = 5 V GND = 0 V V <sub>IN</sub> = 2.0 V, 0.8 V <sup>e</sup>	LIMITS					
			1=25°C		A SUFFIX -55 to 125°C		C SUFFIX 0 to 70°C	
			TEMP	TYP <sup>d</sup>	MIN <sup>b</sup>	MAX <sup>b</sup>	MIN <sup>b</sup>	MAX <sup>b</sup>
<b>SUPPLY</b>								
Positive Supply Current	I <sub>+</sub>	V <sub>IN</sub> = 0.0 or 2.4 V	1,2		300		300	μA
Negative Supply Current	I <sub>-</sub>		1,2		-300		-300	
Logic Supply Current	I <sub>L</sub>		1,2		300		300	
Ground Current	I <sub>GND</sub>		1,2		-300		-300	



**NOTES:**

- a. Refer to PROCESS OPTION FLOWCHART for additional information.
- b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- c. Guaranteed by design, not subject to production test.
- d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- e. V<sub>IN</sub> = Input voltage to perform proper function.
- f. Signals on S<sub>X</sub>, D<sub>X</sub> or IN<sub>X</sub> exceeding V<sub>+</sub> or V<sub>-</sub> will be clamped by internal diodes. Limit forward diode current to 30 mA.


**DIE TOPOGRAPHY**




## DIE TOPOGRAPHY (Cont'd)




**DIE TOPOGRAPHY (Cont'd)**



**5**




## DIE TOPOGRAPHY (Cont'd)




## SWITCHING TIME TEST CIRCUIT

Switch output waveform shown for  $V_S = \text{constant}$  with logic input waveform as shown. Note that  $V_S$  may be + or - as per switching time test circuit.  $V_O$  is the steady state output with switch ON. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.




## CHARGE INJECTION TEST CIRCUIT





**SCHEMATIC DIAGRAM (Typical Channel)**



## Low-Power – High-Speed CMOS Analog Switches

### FEATURES

- $\pm 15$  Volt Input Range
- ON Resistance < 50  $\Omega$
- Very Fast Switching Action  
( $t_{ON}$  < 100 ns)  
( $t_{OFF}$  < 75 ns)
- Ultra Low Power Requirements  
( $I_S$  < 1  $\mu A$ )
- TTL and CMOS Compatible

### BENEFITS

- Improved Signal Headroom
- Low Signal Errors
- Break-Before-Make Switching Action
- Reduced Power Consumption
- Simple Interfacing

### APPLICATIONS

- Audio Switching
- Precision Switching
- High-Speed Switching
- Battery-Operated Systems

### DESCRIPTION

The DG5140 family of solid state analog switches is built on the Siliconix proprietary high voltage silicon gate process to achieve high voltage rating and superior switch time ON/OFF performance. Key performance features of the DG5140 series are break-before-make switching action to guarantee that an ON channel will be turned OFF before the OFF channel can turn ON, ultra-low power supply requirements, and TTL and CMOS compatibility. Each switch conducts equally well in both directions when ON and blocks up to 30 Volts peak-to-peak when OFF. With switch OFF leakage less than 100 pA and maximum power supply current of 1  $\mu A$


(A Suffix), these switches are ideal for battery powered industrial and military applications. An epitaxial layer prevents latchup.

There are six devices in this series, which are differentiated by the type of switch action as shown in the functional block diagrams. In all cases the switches are bidirectional and maintain almost constant ON resistance throughout their operating range.

Package options include the 16-pin plastic and ceramic DIP. Temperature grades include commercial, C suffix (0 to 70°C), and military, A suffix (-55 to 125°C).


### PIN CONFIGURATION

Dual-In-Line Package



Order Numbers:  
CerDIP: DG5140AK, DG5140AK/883,  
DG5140CK  
Plastic: DG5140CJ

### FUNCTIONAL BLOCK DIAGRAM



One SPST Switch per Package

Truth Table \*



LOGIC	SWITCH
0	OFF
1	ON

Logic "0"  $\leq$  0.8 V  
Logic "1"  $\geq$  2.4 V

\* Switches Shown for Logic "1" Input

## PIN CONFIGURATION (Cont'd)

## FUNCTIONAL BLOCK DIAGRAM (Cont'd)





Two SPST Switches per Package

Truth Table \*

LOGIC	SWITCH
0	OFF
1	ON

Logic "0"  $\leq$  0.8 V  
Logic "1"  $\geq$  2.4 V





One SPDT Switch per Package

Truth Table \*

LOGIC	SWITCH 1	SWITCH 2
0	OFF	ON
1	ON	OFF

Logic "0"  $\leq$  0.8 V  
Logic "1"  $\geq$  2.4 V





Two SPDT Switches per Package

Truth Table \*

LOGIC	SWITCH 1 SWITCH 2	SWITCH 3 SWITCH 4
0	OFF	ON
1	ON	OFF

Logic "0"  $\leq$  0.8 V  
Logic "1"  $\geq$  2.4 V

\* Switches Shown for Logic "1" Input





One DPST Switch per Package

Truth Table \*

LOGIC	SWITCH
0	OFF
1	ON

Logic "0"  $\approx$  0.8 V  
 Logic "1"  $\approx$  2.4 V



Two DPST Switches per Package

Truth Table \*

LOGIC	SWITCH
0	OFF
1	ON

Logic "0"  $\approx$  0.8 V  
 Logic "1"  $\approx$  2.4 V

\* Switches Shown for Logic "1" Input

### ABSOLUTE MAXIMUM RATINGS

(V+) - (V-) .....	< 36 V
(V+) - (V <sub>D</sub> ) .....	< 30 V
(V <sub>D</sub> ) - (V-) .....	< 30 V
(V <sub>D</sub> ) - (V <sub>S</sub> ) .....	< ±22 V
(V <sub>L</sub> ) - (V-) .....	< 33 V
(V <sub>L</sub> ) - (V <sub>IN</sub> ) .....	< 30 V
V <sub>L</sub> .....	< 20 V
V <sub>IN</sub> .....	< 20 V
Continuous Current, Any Terminal .....	30 mA

Peak Current, S or D (Pulsed at 1 ms, 10% duty cycle max) .....	100 mA
Storage Temperature (A Suffix) .....	-65 to 150°C
(C Suffix) .....	-65 to 125°C
Operating Temperature (A Suffix) .....	-55 to 125°C
(C Suffix) .....	0 to 70°C
Power Dissipation (Package) *	
16-Pin Plastic DIP** .....	450 mW
16-Pin CerDIP*** .....	900 mW

\* All leads welded or soldered to PC board.

\*\* Derate 6 mW/°C above 75°C.

\*\*\* Derate 12 mW/°C above 75°C.

**ELECTRICAL CHARACTERISTICS <sup>a</sup>**

PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: V <sub>+</sub> = 15 V V <sub>-</sub> = -15 V V <sub>L</sub> = 5 V GND = 0 V V <sub>IN</sub> = 2.4 V, 0.8 V <sup>e</sup>	LIMITS						UNIT
			1=25°C		A SUFFIX		C SUFFIX		
			TEMP	TYP <sup>d</sup>	MIN <sup>b</sup>	MAX <sup>b</sup>	MIN <sup>b</sup>	MAX <sup>b</sup>	
<b>SWITCH</b>									
Analog Signal Range <sup>c</sup>	V <sub>ANALOG</sub>		1, 2, 3		-14	14	-14	14	V
Drain-Source ON Resistance	r <sub>DS(ON)</sub>	V <sub>+</sub> = 15 V, V <sub>-</sub> = -15 V I <sub>S</sub> = -10 mA, V <sub>D</sub> = ±10 V	1 2, 3			50 75		75 100	Ω
Switch OFF Leakage Current	I <sub>S(OFF)</sub>	V <sub>D</sub> = -10 V, V <sub>S</sub> = 10 V V <sub>D</sub> = 10 V, V <sub>S</sub> = -10 V	1 2			0.5 20		5 20	nA
	I <sub>D(OFF)</sub>		1 2			0.5 20		5 20	
Channel ON Leakage Current	I <sub>D(ON)</sub> + I <sub>S(ON)</sub>	V <sub>S</sub> = V <sub>D</sub> = -10 to 10 V	1 2			1 40		2 40	nA
<b>INPUT</b>									
Input Current with V <sub>IN</sub> LOW	I <sub>IL</sub>	V <sub>IN</sub> under test = 0.8 V All Other = 2.4 V	1, 2			1		1	μA
Input Current with V <sub>IN</sub> HIGH	I <sub>IH</sub>	V <sub>IN</sub> under test = 2.4 V All Other = 0.8 V	1, 2			1		1	
<b>DYNAMIC</b>									
Turn-ON Time	t <sub>ON</sub>	R <sub>L</sub> = 300Ω, C <sub>L</sub> = 35 pF See Figure 1 DG5140-DG5145	1			150		175	ns
Turn-OFF Time	t <sub>OFF</sub>		1			125		150	
Switch ON Time <sup>c</sup>	t <sub>ON</sub>	DG5140 DG5141	Figure 2	1		100		150	
			Figure 3	1		150		175	
		DG5142 DG5143	Figure 2 and 4	1		175		250	
			Figure 5	1		200		300	
Switch OFF Time <sup>c</sup>	t <sub>OFF</sub>	DG5140 DG5141	Figure 2	1		75		125	
			Figure 3	1		125		150	
		DG5142 DG5143 DG5144 DG5145	Figures 2, 3, 4 and 5	1		125		150	
				1		125		150	


**5**

ELECTRICAL CHARACTERISTICS <sup>a</sup>									
PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: V <sub>+</sub> = 15 V V <sub>-</sub> = -15 V V <sub>L</sub> = 5 V GND = 0 V V <sub>IN</sub> = 2.4 V, 0.8 V <sup>e</sup>	LIMITS						UNIT
			1=25°C		A SUFFIX		C SUFFIX		
			TEMP	TYP <sup>d</sup>	MIN <sup>b</sup>	MAX <sup>b</sup>	MIN <sup>b</sup>	MAX <sup>b</sup>	
Break-Before-Make Time	t <sub>ON</sub> - t <sub>OFF</sub>	See Figure 2	1		10		5		ns
			2		10		5		
Charge Injection <sup>c</sup>	Q	C <sub>L</sub> = 10,000 pF V <sub>gen</sub> = 0 V, R <sub>gen</sub> = 0 Ω	1			100		150	pC
Off Isolation <sup>c</sup>		R <sub>L</sub> = 100 Ω, C <sub>L</sub> ≤ 5 pF f = 1 MHz	1		-54		-50		dB
Crosstalk <sup>c</sup> (Channel-to-Channel)		Any Other Channel Switches R <sub>L</sub> = 100 Ω, C <sub>L</sub> ≤ 5 pF f = 1 MHz	1		-54		-50		
SUPPLY									
Positive Supply Current	I <sub>+</sub>	V <sub>IN</sub> = 0 V or 5 V Switch Duty Cycle < 10%	1			1		10	μA
Negative Supply Current	I <sub>-</sub>		1		-1		-10		
Logic Supply Current	I <sub>L</sub>		1			1		10	
Ground Current	I <sub>GND</sub>		1		-1		-10		


**NOTES:**

- Refer to PROCESS OPTION FLOWCHART for additional information.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- Guaranteed by design, not subject to production test.
- Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- V<sub>IN</sub> = Input voltage to perform proper function.
- Signals on S<sub>X</sub>, D<sub>X</sub> or IN<sub>X</sub> exceeding V<sub>+</sub> or V<sub>-</sub> will be clamped by internal diodes. Limit forward diode current to 30 mA.



**DIE TOPOGRAPHY**



**5**





## DIE TOPOGRAPHY (Cont'd)





**DIE TOPOGRAPHY (Cont'd)**



## SWITCHING TIME TEST CIRCUITS

Switch output waveform shown for  $V_S = \text{constant}$  with logic input waveform as shown. Note that  $V_S$  may be + or - as per switching time test circuit.  $V_O$  is the steady state output with switch ON. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.





Figure 1.




Figure 2.