

# WLN CS-3524A

## Voltage Mode PWM Control Circuit with 200mA Output Drivers

### Description

The CS-3524A PWM control circuit retains the same versatile architecture of the industry standard CS-3524 (SG3524) while adding substantial improvements.

The CS-3524 is pin-compatible with "non-A" versions, and in most applications can be directly interchanged. The CS-3524A, however, eliminates many of the design restrictions which had previously required additional external circuitry.

The CS-3524A includes a precision 5V reference trimmed to  $\pm 1\%$  accuracy (eliminating the need for potentiometer adjustments), an error amplifier with an output voltage swing extending to 5V, and a current sense amplifier useful in either the ground or power supply output lines. The uncommitted 60V, 200mA NPN output pair greatly enhances the output drive capability.


The CS-3524A features an undervoltage lockout circuit which disables all internal circuitry (except the reference) until the input voltage has risen to 8V. This holds standby current low until turn-on, and greatly simplifies the design of low power, off-line supplies. The turn-on circuit has approximately 60mV of hysteresis for jitter free activation.

Other improvements include a PWM latch that insures freedom from multiple pulsing within a period, even in noisy environments; logic to eliminate double pulsing on a single output; a 200ns external shutdown capability; and automatic thermal protection from excessive chip temperature. The oscillator circuit is usable to 500kHz and is easier to synchronize with an external clock pulse.

### Features


- **Precision Reference**  
Internally Trimmed to  $\pm 1\%$
- **Current Limit**
- **Undervoltage Lockout**
- **Start-up Supply Current < 4mA**
- **Output to 200mA**
- **60V Output Capability**
- **Wide Common-mode Input Range for Error and Current Limit Amplifiers**
- **PWM Latch Insures Single Pulse per Period**
- **Double Pulse Suppression**
- **200ns Shutdown**
- **Guaranteed Frequency**
- **Thermal Shutdown**

### Block Diagram



### Package Options

#### 16 Lead PDIP & SO Wide



Cherry Semiconductor Corporation  
2000 South County Trail  
East Greenwich, Rhode Island 02818-1530  
Tel: (401)885-3600 Fax: (401)885-5786  
email: info@cherry-semi.com

Supply Voltage ( $V_{IN}$ )	.....	40V
Collector Supply Voltage ( $V_{CC}$ )	.....	60V
Output Current (Each Output)	.....	.200mA
Reference Output Current	.....	.50mA
Oscillator Charging Current	.....	.5mA
Power Dissipation at $T_A=25^\circ C$	.....	.1000mW
Power Dissipation at $T_J=+25^\circ C$	.....	.2000mW
Derate for Case Temperature above $+25^\circ C$	.....	.16mW / $^\circ C$
Operating Temperature Range	.....	.0 $^\circ C$ to $+70^\circ C$
Storage Temperature Range	.....	-.65 $^\circ C$ to $+150^\circ C$
Lead Temperature Soldering: Wave Solder (through hole styles only)	.....	.10 sec. max, $260^\circ C$ peak
Reflow (SMD styles only)	.....	.60 sec. max above $183^\circ C$ , $230^\circ C$ peak

ELECTRICAL CHARACTERISTICS (T <sub>A</sub> =25°C, V <sub>IN</sub> =10 to 40V, V <sub>CC</sub> =60V, V <sub>REF</sub> =0, UNLESS OTHERWISE SPECIFIED)		MAX. ALLOWED TEST CONDITIONS		
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX

**■ Turn-on Characteristics**

Input Voltage	Operating range after Turn-on	8	40	V
Turn-on Threshold	V <sub>IN</sub> =10mV	5.5	7.5	V
Turn-on Current	V <sub>IN</sub> =100mV	2.5	4.0	mA
Operating Current	V <sub>IN</sub> =8 to 40V	5	10	mA
Turn-on Hysteresis*		0.6		V

**■ Reference Section**

Output Voltage	T <sub>A</sub> =25°C	4.90	5.00	5.20	V
Line Regulation	V <sub>IN</sub> =10 to 40V	10	30	50	mV
Load Regulation	I <sub>L</sub> =0 to 20mA	20	50	mA	
Temperature Stability		20	50	50	mV
Short Circuit Current	V <sub>REF</sub> =0, T <sub>A</sub> =25°C	80	100	mA	
Output Noise Voltage	10Hz to 10KHz, T <sub>A</sub> =25°C	40			µVRMS
Long Term Stability*	T <sub>A</sub> =125°C; 1000 Hrs.	20	50		mV

**■ Oscillator Section (Unless otherwise specified, R<sub>T</sub>=2700Ω, C<sub>T</sub>=0.01µF)**

Initial Accuracy	T <sub>A</sub> =25°C	39	43	47	kHz
Temperature Stability	Over Operating Temperature Range	1	1	2	%
Minimum Frequency	R <sub>T</sub> =150kΩ, C <sub>T</sub> =0.1µF			120	Hz
Maximum Frequency	R <sub>T</sub> =2.0kΩ, C <sub>T</sub> =470pF	500			kHz
Output Amplitude*	T <sub>A</sub> =25°C		3.5		V
Output Pulse Width*	T <sub>A</sub> =25°C		0.5		µs
Ramp Peak		3.3	3.5	3.7	V
Ramp Valley		0.7	0.9	1.0	V

**■ Error Amplifier Section (Unless otherwise specified, V<sub>CM</sub>=2.5V)**

Input Offset Voltage		2	10	mV
Input Bias Current		1	10	µA
Input Offset Current		0.5	1.0	µA
Common Mode Rejection Ratio	V <sub>IN</sub> =1.5 to 3.5V	60	75	dB
Power Supply Rejection Ratio	V <sub>IN</sub> =10 to 40V	50	60	dB
Output Swing	Minimum Total Range	0.5	5.0	V

\* These parameters are guaranteed by design but not 100% tested in production.

**■ Error Amplifier Section (Unless otherwise specified,  $V_{CM}=2.5V$ ): continued**

Open Loop Voltage Gain	$\Delta V_{OUT} = 1 \text{ to } 4V, R_L \geq 10 \text{ M}\Omega$	60	80	dB
Gain Bandwidth*	$T_A = 25^\circ\text{C}, A_V = 0\text{dB}$	3	3	ns

**■ Current Limit Amplifier (Unless otherwise specified,  $V_{SENSE}=V_O$ )**

Input Offset Voltage	$T_A = 25^\circ\text{C}$ , EA Set for Max. Output	180	200	220	mV
Input Offset Voltage	<b>Over Operating Temperature Range</b>	170	170	230	mV
Input Bias Current		-1	-10	$\mu\text{A}$	
Common Mode Rejection Ratio	$V_{SENSE} = 0 \text{ to } 15V$	50	60	50	dB
Power Supply Rejection Ratio	$V_{IN} = 10 \text{ to } 40V$	50	60	50	dB
Output Swing	<b>Minimum Total Range</b>	0.5	5.0	5.0	V
Open Loop Voltage Gain	$\Delta V_{OUT} = 1 \text{ to } 4V, R_L \geq 10\text{M}\Omega$	70	80	70	dB
Delay Time*	$\Delta V_{IN} = 300\text{mV}$	300	300	300	ns

**■ Output Section (Each Output)**

Collector Emitter Voltage	$I_C = 100\mu\text{A}$	60	80	V	
Collector Leakage Current	$V_{CE} > 50V$	0.1	20.0	$\mu\text{A}$	
Saturation	$I_C = 20\text{mA}$	0.2	0.4	V	
	$I_C = 200\text{mA}$	1.0	2.2	V	
Emitter Output Voltage	$I_E = 50\text{mA}$	17	18	V	
Rise Time*	$T_A = 25^\circ\text{C}, R = 2k\Omega$	200	ns	ns	
Fall Time*	$T_A = 25^\circ\text{C}, R = 2k\Omega$	100	ns	ns	
Comparator Delay*	$T_A = 25^\circ\text{C}, V_{COMP} \text{ to } V_{OUT}$	300	ns	ns	
Shutdown Delay*	$T_A = 25^\circ\text{C}, V_{SHUT} \text{ to } V_{OUT}$	200	ns	ns	
Shutdown Threshold	$T_A = 25^\circ\text{C}, R = 2k\Omega$	0.5	0.7	1.0	V
Thermal Shutdown*		165		$^\circ\text{C}$	

\* These parameters are guaranteed by design but not 100% tested in production.

Typical Performance Characteristics

Figure A-1:  $V_{IN} = 20V, T_A = 25^\circ\text{C}, R_F = 1M\Omega$








Figure A-2:  $T_A = 25^\circ\text{C}$







Oscillator Frequency vs. Timing Components Resistor  
Over Temperature Range




Output Dead Time vs. Timing Capacitor Value





Overdrive Operation in the Decay



Fast OFF Decay from Standby





**Note:** The CS 3524A should be able to be tested in any 3524 test circuit with two possible exceptions:

1. The higher gain-bandwidth of the current limit amplifier in the CS 3524A may cause oscillations in an uncompensated 3524 test circuit.
2. The effect of the shutdown, cannot be seen at the compensation terminal, but must be observed at the outputs.


## MARKUP DIMENSIONS IN MILLIMETERS (INCHES)

Lead Count	D			
	Metric		English	
	Max	Min	Max	Min
16 Lead PDIP	19.94	19.15	.785	.754
16L SO Wide	10.46	10.21	.412	.402


## MARKUP THERMAL DATA

Thermal Data	16 Lead PDIP	16L SO Wide	
$R_{\Theta_{JC}}$ typ	42	23	°C/W
$R_{\Theta_{JA}}$ typ	80	105	°C/W

## SIL16L package



## SIL16V package (SO Wide)



## Ordering Information

Part Number	Description
CS-3524AN16	16 Lead PDIP
CS-3524ADW16	16 Lead SO Wide