

SN74AS825, SN74AS826

D2825 JUNE 1984 - REVISED JANUARY 1986

- Functionally Equivalent to AMD's AM29825 and AM29826
 - Improved I_{OH} Specifications
 - Multiple Output Enables Allow Multiuser Control of the Interface
 - Outputs Have Undershoot Protection Circuitry
 - Power-Up High-Impedance State
 - Package Options Include Plastic "Small Outline" Packages, Both Plastic and Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
 - Buffered Control Inputs to Reduce DC Loading Effect
 - Dependable Texas Instruments Quality and Reliability

description


These 8-bit flip-flops feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing multiuser registers, I/O ports, bidirectional bus drivers, and working registers.

With the clock enable (CLKEN) low, the eight D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high will disable the clock buffer, thus latching the outputs. The 'AS825 has non-inverting D inputs and the 'AS826 has inverting D inputs. Taking the CLR input low causes the eight Q outputs to go low independently of the clock.

Multiuser buffered output-control inputs ($\overline{OC1}$, $\overline{OC2}$, and $\overline{OC3}$) can be used to place the eight outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components. The output controls do not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

SN54AS825 . . . JT PACKAGE
SN74AS825 . . . DW QR NT PACKAGE


(TOP VIEW)



SN54AS825 . . . FK PACKAGE

SN74AS825 . . . FN PACKAGE


(TOP VIEW)



SN54AS826 . . . JT PACKAGE

74AS826 . . . DW OR NT PACKAGE


{TOP VIEW}



SN54AS826 . . . FK PACKAGE

SN74AS826 . . . FN PACKAGE

(TOP VIEW)



NC No internal connection

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54AS825, SN54AS826, SN74AS825, SN74AS826 8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

The SN54AS' family is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74AS' family is characterized for operation from 0°C to 70°C .


'AS825 FUNCTION TABLE

INPUTS			OUTPUT		
OC*	CLR	CLKEN	CLK	D	Q
L	L	X	X	X	L
L	H	L	t	H	H
L	H	L	t	L	L
L	H	H	X	X	Q ₀
H	X	X	X	X	Z


OC* = H if any of OC1, OC2, or OC3 are high.

OC* = L if all of OC1, OC2, and OC3 are low.

'AS825 logic diagram (positive logic)



'AS825 logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers are for DW, JT, and NT packages.


'AS826 FUNCTION TABLE

INPUTS					OUTPUT Q
OC*	CLR	CLKEN	CLK	D	
L	L	X	X	X	L
L	H	L	↑	H	L
L	H	L	↑	L	H
L	H	H	X	X	Q ₀
H	X	X	X	X	

\overline{OC}^* = H if any of $\overline{OC}1$, $\overline{OC}2$, or $\overline{OC}3$ are high.

$\overline{QC}^* = 1$ if all of \overline{QC}_1 , \overline{QC}_2 , and \overline{QC}_3 are low.

'AS826 logic diagram (positive logic)



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages

SN54AS825, SN54AS826, SN74AS825, SN74AS826

8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range:	
SN54AS825, SN54AS826	-55°C to 125°C
SN74AS825, SN74AS826	0°C to 70°C
Storage temperature range	-65 to 150°C

recommended operating conditions

		SN54AS825			SN74AS825			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{OH}	High-level output current			-24			-24	mA
I _{OL}	Low-level output current			32			48	mA
t _w	Pulse duration	CLR low	5		4			ns
		CLK high or low	9		8			
t _{su}	Setup time before CLK†	CLR inactive	8		8			ns
		Data	7		6			
		CLKEN high or low	7		6			
t _h	Hold time, CLKEN or data after CLK†	0		0				ns
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54AS825			SN74AS825			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH}	V _{CC} = 4.5 V to 5.5 V, I _{OH} = -2 mA	V _{CC} -2			V _{CC} -2			V
	V _{CC} = 4.5 V, I _{OH} = -15 mA	2.4	3.2		2.4	3.2		
	V _{CC} = 4.5 V, I _{OH} = -24 mA	2		2				
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 32 mA		0.3	0.5				V
	V _{CC} = 4.5 V, I _{OL} = 48 mA				0.35	0.5		
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V			50			50	μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.4 V			-50			-50	μA
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.1			0.1	mA
I _{II}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.4 V			-0.5			-0.5	mA
I _O ‡	V _{CC} = 5.5 V, V _O = 2.25 V	-30	-112	-30	-112			mA
I _{CC}	'AS825	Outputs high	45	73	45	73		mA
		Outputs low	56	90	56	90		
		Outputs disabled	59	95	59	95		
	'AS826	Outputs high	45	73	45	73		mA
		Outputs low	56	90	56	90		
		Outputs disabled	59	95	59	95		

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

SN54AS825, SN54AS826, SN74AS825, SN74AS826
8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX				UNIT	
			SN54AS825		SN74AS825			
			SN54AS826		SN74AS826			
			MIN	MAX	MIN	MAX		
t _{PLH}	CLK	Any Q	3.5	9	3.5	7.5	ns	
t _{PHL}			3.5	11.5	3.5	11	ns	
t _{PHL}	CLR	Any Q	3.5	14	3.5	13	ns	
t _{PZH}			4	12	4	11	ns	
t _{PZL}	OC	Any Q	4	13	4	12	ns	
t _{PHZ}			2	10	2	8	ns	
t _{PLZ}	OC	Any Q	2	10	2	8	ns	

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

