SDFS036A - MARCH 1987 - REVISED OCTOBER 1993

 Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## <sup>l</sup>description


These devices contain four independent 2-input NOR gates. They perform the Boolean functions  $Y = \overline{A} + \overline{B}$  or  $Y = \overline{A} \bullet \overline{B}$  in positive logic.

The SN54F02 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F02 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)


INP	UTS	OUTPUT
Α	В	Υ
Н	Χ	L
X	Н	L
L	L	н

# logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### SN54F02 . . . J PACKAGE SN74F02 . . . D OR N PACKAGE (TOP VIEW)




SN54F02 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

## logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.



SDFS036A - MARCH 1987 - REVISED OCTOBER 1993

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	1.2 V to 7 V
Input current range	-30 mA to 5 mA
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F02	-55°C to 125°C
SN74F02	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

			N54F02		5	N74F02		UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V
liK	Input clamp current			-18			-18	mA
ІОН	High-level output current			-1			- 1	mA
l <sub>OL</sub>	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEG	ST CONDITIONS	- ;	SN54F02			SN74F02		UNIT
PARAMETER	153	ST CONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
VIK	V <sub>CC</sub> = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V
Vou	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -1 \text{ mA}$	2.5	3.4		2.5	3.4		V
VOH	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA}$				2.7			V
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 20 \text{ mA}$		0.3	0.5		0.3	0.5	V
lį	$V_{CC} = 5.5 \text{ V},$	$V_I = 7 V$			0.1			0.1	mA
lіН	$V_{CC} = 5.5 \text{ V},$	$V_{I} = 2.7 V$			20			20	μΑ
I <sub>Ι</sub> L	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA
I <sub>OS</sub> §	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA
ICCH	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0		3.7	5.6		3.7	5.6	mA
ICCL	V <sub>CC</sub> = 5.5 V,	See Note 2		8.7	13		8.7	13	mA

 $<sup>\</sup>ddagger$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.



NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: I<sub>CCL</sub> is measured with one input at 4.5 V and all others grounded.

# SN54F02, SN74F02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SDFS036A - MARCH 1987 - REVISED OCTOBER 1993

# switching characteristics (see Note 3)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>I</sub> R <sub>I</sub>	CC = 5 V L = 50 p L = 500 s A = 25°C	F, Ω,	C <sub>L</sub> R <sub>L</sub>	= 50 pF = 500 Ω = MIN t			UNIT
	t <sub>PLH</sub>	A or B	V	1.7	4	5.5	1.7	7.5	1.7	6.5	200
tpLH	<sup>t</sup> PHL	AUIB	Y	1	2.8	4.3	1	6.5	1	5.3	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

Home | Company Info | Employment | TI Global | Contact Us | Site Map

PRODUCTS ► APPLICATIONS ► SUPPORT ► TI&ME ►

• Advanced Search

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

#### SN74F02, Quad 2-input positive-NOR gates

DEVICE STATUS: ACTIVE

PARAMETER NAME	<u>SN54F02</u>	SN74F02
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.5 to 5.5
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)		-1/20
No. of Gates	4	4
Static Current		9.3h
tpd max (ns)		6.5

▲Back to Top **FEATURES** 

• Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

DESCRIPTION ▲Back to Top

These devices contain four independent 2-input NOR gates. They perform the Boolean functions  $Y = A + B \setminus Y = A \setminus A$  in positive logic.

The SN54F02 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F02 is characterized for operation from 0°C to 70°C.

TECHNICAL DOCUMENTS Back to Top

To view the following documents, Acrobat Reader 4.0 is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

▲Back to Top DATASHEET

Full datasheet in Acrobat PDF: sn74f02.pdf (68 KB,Rev.A) (Updated: 10/01/1993)

APPLICATION NOTES ▲Back to Top

View Application Notes for Digital Logic

- Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) (SCBA012A Updated: 08/01/1997)
- Designing With Logic (Rev. C) (SDYA009C Updated: 06/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)

• Input and Output Characteristics of Digital Integrated Circuits (SDYA010 - Updated: 10/01/1996)

RELATED DOCUMENTS

Back to Top

View Related Documentation for <u>Digital Logic</u>

- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- Logic Selection Guide Second Half 2002 (Rev. R) (SDYU001R, 4274 KB Updated: 07/19/2002)
- Military Semiconductors Selection Guide 2002 (Rev. B) (SGYC003B, 1648 KB Updated: 04/22/2002)

#### PRICING/AVAILABILITY/PKG

▲Back to Top

DEVICE INFO	RMATION							INVENTORY STAT :00 PM GMT, 26 S		REPORTI AS OF	VENTORY p 2002	
ORDERABLE DEVICE	<u>STATUS</u>	PACKAGE TYPE PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY   \$US	STD PACK QTY	IN STOCK	IN PROGRESS QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	<u>IN STOCK</u>	PURCHASE
SN74F02D	ACTIVE	SOP   14	0 TO 70	View Contents	1KU   0.18	50	<u>N/A*</u>	>10k   14 Oct	5 WKS	Avnet   AMERICA	992	BUY NOW
								3250   17 Oct				
SN74F02DR	ACTIVE	SOP   14	0 TO 70	View Contents	1KU   0.18	2500	<u>N/A*</u>	>10k   11 Oct	5 WKS			
SN74F02N	ACTIVE	<u>PDIP</u>   14	0 TO 70	View Contents	1KU   0.18	25	850	2150   24 Sep	5 WKS	Avnet   AMERICA	>1k	BUY NOW
								>10k   30 Sep				
								>10k   07 Oct				
SN74F02NSR	ACTIVE	SOP (NS)   14		View Contents	1KU   0.24	2000	<u>N/A*</u>	4000   03 Oct	5 WKS			
								>10k   11 Oct				

Table Data Updated on: 9/26/2002

**Products** | **Applications** | **Support** | **TI&ME** 

TEXAS INSTRUMENTS © Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.