SCLS399B - APRIL 1998 - REVISED MAY 2000


- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- 2-V to 5.5-V V_{CC} Operation
- Support Mixed-Mode Voltage Operation on All Ports
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

description


The 'LV273A devices are octal D-type flip-flops designed for 2-V to 5.5-V V_{CC} operation.

These devices are positive-edge-triggered flip-flops with direct clear (CLR) input. Information at the data (D) inputs meeting the setup time

SN54LV273A . . . J OR W PACKAGE SN74LV273A . . . DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)



SN54LV273A . . . FK PACKAGE (TOP VIEW)



requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

The SN54LV273A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LV273A is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each flip-flop)

	INPUTS		OUTPUT
CLR	CLK	D	Q
L	Х	Х	L
Н	\uparrow	Н	Н
Н	\uparrow	L	L
Н	L	Χ	Q_0




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments.




logic symbol†



 $^{^\}dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCLS399B - APRIL 1998 - REVISED MAY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, V _I (see Note 1)		0.5 V to 7 V
Voltage range applied to any output in the high	n-impedance	
or power-off state, V _O (see Note 1)		0.5 V to 7 V
Output voltage range, VO (see Notes 1 and 2)		
Input clamp current, I_{IK} ($V_I < 0$)		
Output clamp current, I _{OK} (V _O < 0 or V _O > V _C		
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		
Continuous current through V _{CC} or GND		
Package thermal impedance, θ _{JA} (see Note 3)		
3,1 .	DGV package	
	DW package	
	NS package	
	PW package	
Storage temperature range, T _{sta}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			SN54L	V273A	SN74L	V273A	UNIT
			MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
\ \/	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	V _{CC} ×0.7		V _{CC} ×0.7		V
VIH	r light-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	V _{CC} × 0.7		$V_{CC} \times 0.7$		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V _{CC} × 0.7		$V_{CC} \times 0.7$		
		V _{CC} = 2 V		0.5		0.5	
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
VIL	Low-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
٧ _I	Input voltage		0	5.5	0	5.5	V
Vo	Output voltage		0 ,	Vcc	0	VCC	V
		V _{CC} = 2 V	S	-50		-50	μΑ
	High-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	90	-2		-2	
ЮН	riigii-ievei output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	d'a	-6		-6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		-12	
		V _{CC} = 2 V		50		50	μΑ
lo.	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
IOL	Low-level output current	V _{CC} = 3 V to 3.6 V		6		6	mA
		V _{CC} = 4.5 V to 5.5 V		12		12	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0	200	0	200	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	0	100	0	100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0	20	0	20	
T _A	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST COMPITIONS	.,	SN5	4LV273A		SN74	1LV273A	١	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1			V _{CC} -0.1			
Vou	I _{OH} = -2 mA	2.3 V	2			2			V
VOH	I _{OH} = -6 mA	3 V	2.48	, s	•	2.48			V
	I _{OH} = -12 mA	4.5 V	3.8	, S		3.8			
	I _{OL} = 50 μA	2 V to 5.5 V		200	0.1			0.1	
\/a-	I _{OL} = 2 mA	2.3 V		<i>.</i>	0.4			0.4	V
VOL	I _{OL} = 6 mA	3 V	"//(0.44			0.44	V
	I _{OL} = 12 mA	4.5 V	70%		0.55			0.55	
Ι _Ι	$V_I = V_{CC}$ or GND	0 V to 5.5 V	Q		±1			±1	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20			20	μΑ
loff	V_I or $V_O = 0$ to 5.5 V	0 V			5			5	μΑ
Ci	$V_I = V_{CC}$ or GND	3.3 V		2			2		pF



timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	SN54L	/273A	SN74L	/273A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration	CLR low	6.5		7		7		no
t _W	ruise duration	CLK high or low	7		8.5	(C)	8.5		ns
	Output the state had an OUK	Data	8.5		10.5	IL.	10.5		no
t _{su}	Setup time, data before CLK↑	CLR inactive	4		4	,	4		ns
th	Hold time, data after CLK↑		0.5		1		1		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			$T_A = 2$	25°C	SN54L	V273A	SN74LV273A		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
Γ.	Pulse duration	CLR low	5		6	_	6		no	
t _W	ruise duiation	CLK high or low	5		6.5	(C)	6.5		ns	
Ţ.		Data	5.5		6.5	IL.	6.5		no	
t _{su}	Setup time, data before CLK↑	CLR inactive	2.5		2.5	,	2.5		ns	
th	Hold time, data after CLK↑		1		1		1		ns	

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			$T_A = 2$	25°C	SN54L	/273A	SN74LV273A		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	ONIT
	Pulse duration	CLR low	5		5		5		no
t _W	ruise duiation	CLK high or low	5		5	(C)	5		ns
Ţ.	Output the state had an OUT	Data	4.5		4.5	IIE.	4.5		no
t _{su}	Setup time, data before CLK↑	CLR inactive	2		2	,	2		ns
th	Hold time, data after CLK↑		1		1		1		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	LOAD	T _A = 25°C SN54LV27		T _A = 25°C		V273A	SN74LV273A		UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
f			C _L = 15 pF	55*	95*		45*	, A	45		MHz
†max			C _L = 50 pF	45	75		40	Ĭ,	40		IVITIZ
t _{pd}	CLK	Q	C 15 pE		10.4*	18.3*	1*	20.5*	1	20.5	no
t _{PHL}	CLR	Q	C _L = 15 pF		10.3*	19*	1*/	21*	1	21	ns
^t pd	CLK	Q			12.9	22.1	77/	25	1	25	
tPHL	CLR	Q	C _L = 50 pF		13.1	22.8	O 1	25.5	1	25.5	ns
tsk(o)	·	·				2	Q'			2	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	չ = 25°C	;	SN54L	V273A	SN74L\	/273A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f			C _L = 15 pF	75*	140*		65*	12	65		MHz
^f max			C _L = 50 pF	50	110		45	,	45		IVITZ
^t pd	CLK	Q	C _I = 15 pF		7.1*	13.6*	1*	16*	1	16	no
t _{PHL}	CLR	Q	CL = 15 pr		6.9*	13.6*	1*/	16*	1	16	ns
^t pd	CLK	Q			9.1	17.1	77/	19.5	1	19.5	
^t PHL	CLR	Q	C _L = 50 pF		8.7	17.1	Q 1	19.5	1	19.5	ns
t _{sk(o)}						1.5	Q"			1.5	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	4 = 25°C	;	SN54LV	V273A	SN74L\	/273A	UNIT
PARAMETER	(INPUT)	(OUTPUT) CAPACITANCE		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f			C _L = 15 pF	120*	205*		100*	2	100		MHz
fmax			$C_{L} = 50 pF$	80	160		70	Z	70		IVITZ
^t pd	CLK	Q	C _I = 15 pF		4.8*	9*	1*	10.5*	1	10.5	no
t _{PHL}	CLR	Q	CL = 15 pr		4.7*	8.5*	1*/	10*	1	10	ns
^t pd	CLK	Q			6.2	11	77/	12.5	1	12.5	
^t PHL	CLR	Q	$C_L = 50 pF$		6	10.5	0 1	12	1	12	ns
tsk(o)						1	Q'			1	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 5)

	PARAMETER	SN	UNIT		
	PARAMETER	MIN	TYP	MAX	UNII
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.4	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.4	-0.8	V
VOH(V)	Quiet output, minimum dynamic VOH		2.9		V
VIH(D)	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V


NOTE 5: Characteristics are for surface-mount packages only.

operating characteristics, T_A = 25°C

		PARAMETER		NDITIONS	VCC	TYP	UNIT
Г	Cnd Power dissipation capacitance	$C_1 = 50 pF$	f = 10 MHz	3.3 V	15.9	pF	
L	Cpd	Fower dissipation capacitance	CL = 50 pr,	1 = 10 1011 12	5 V	17.1	PΓ



PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq 3$ ns, $t_f \leq 3$ ns.
 - D. The outputs are measured one at a time with one input transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. t_{PHL} and t_{PLH} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated

* Texas Instruments	THE WORL	D LEADER I	N DSP AND	ANALOG
Products ©	Developmen	t Tools 🔽	Applicat	tions
Search	☐ Advanced Search ☐ Tech Support	☐ TI Home ☐ Comments	□ TI&ME □ Site Map	□ Employment

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS |
PRICING/AVAILABILITY | SAMPLES |
APPLICATION NOTES | RELATED DOCUMENTS |
MODELS

PRODUCT SUPPORT: TRAINING

SN74LV273A, Octal D-Type Flip-Flops With Clear

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN74LV273A		
Voltage Nodes (V)	5, 3.3, 2.5		

FEATURES Back to Top

- EPICTM (Enhanced-Performance Implanted CMOS) Process
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3$ V, $T_A = 25$ °C
- Typical V_{OHV} (Output V_{OH} Undershoot) >2.3 V at V_{CC} = 3.3 V, T_{A} = 25 °C
- 2-V to 5.5-V V_{CC} Operation
- Support Mixed-Mode Voltage Operation on All Ports
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

EPIC is a trademark of Texas Instruments.

DESCRIPTIONBack to Top

The 'LV273A devices are octal D-type flip-flops designed for 2-V to 5.5-V $\rm V_{CC}$ operation.

These devices are positive-edge-triggered flip-flops with direct clear (CLR\) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

The SN54LV273A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LV273A is characterized for operation from -40°C to 85°C.

TECHNICAL DOCUMENTS

▲Back to Top

To view the following documents, Acrobat Reader 3.x is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET Back to Top

Full datasheet in Acrobat PDF: scls399b.pdf (147 KB) (Updated: 05/22/2000)

Full datasheet in Zipped PostScript: scls399b.psz (149 KB)

APPLICATION NOTES

Back to Top

View Application Reports for <u>Digital Logic</u>

- CMOS Power Consumption and CPD Calculation (SCAA035B Updated: 06/01/1997)
- Implications of Slow or Floating CMOS Inputs (SCBA004C Updated: 02/01/1998)
- <u>Input and Output Characteristics of Digital Integrated Circuits</u> (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- <u>Understanding Advanced Bus-Interface Products Design Guide</u> (SCAA029, 253 KB Updated: 05/01/1996)

RELATED DOCUMENTS

Back to Top

- <u>Documentation Rules (SAP) And Ordering Information</u> (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

SAMPLES Back to Top

ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	TEMP (°C)	<u>STATUS</u>	<u>SAMPLES</u>
SN74LV273ADW	<u>DW</u>	20	-40 TO 85	ACTIVE	Request Samples

PRICING/AVAILABILITY Back to Top

ORDERABLE DEVICE	PACKAGE	<u>PINS</u>	TEMP (°C)	<u>STATUS</u>	BUDGETARY PRICE US\$/UNIT QTY=1000+	PACK QTY	PRICING/AVAILABILITY
SN74LV273ADBR	<u>DB</u>	20	-40 TO 85	ACTIVE	0.40	2000	Check stock or order
SN74LV273ADGVR	<u>DGV</u>	20	-40 TO 85	ACTIVE	0.57	2000	Check stock or order
SN74LV273ADW	<u>DW</u>	20	-40 TO 85	ACTIVE	0.40	25	Check stock or order
SN74LV273ADWR	<u>DW</u>	20	-40 TO 85	ACTIVE	0.43	2000	Check stock or order
SN74LV273APWR	<u>PW</u>	20	-40 TO 85	ACTIVE	0.40	2000	Check stock or order

MODELS Back to Top

Octal Edge-Triggered D-Type Flip-Flop With Clear (SCEM139, 116 KB - Updated: 07/17/2000)
 Octal Edge-Triggered D-Type Flip-Flop With Clear (SCEM139, 17 KB, ZIP - Updated: 07/17/2000)

Table Data Updated on: 11/17/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks | Privacy Policy | Important Notice</u>