SCBS153B - OCTOBER 1992 - REVISED JANUARY 1997

- Members of the Texas Instruments Widebus™ Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- Distributed V_{CC} and GND Pin Configuration
 Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Lavout
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Parity-Error Flag With Parity Generator/Checker
- Latch for Storage of the Parity-Error Flag
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

The 'ABT16853 dual 8-bit to 9-bit parity transceivers are designed for communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus, with its corresponding parity bit, the open-collector parity-error (ERR) output indicates whether or not an error in the B data has occurred. The output-enable (OEA and OEB) inputs can be used to disable the device so that the buses are effectively isolated. The 'ABT16853 provide true data at the outputs.

SN54ABT16853...WD PACKAGE SN74ABT16853...DGG OR DL PACKAGE (TOP VIEW)

10EB	1	O	56	1OEA
1LE	2		55	1CLR
1ERR [3		54	1PARITY
GND [4		53	GND
1A1 [5] 1B1
1A2 [51	1B2
v _{cc} [7		50	v _{cc}
1A3 [49] 1B3
1A4 🛚			48] 184
1A5 🛚			47	185
GND [46	GND
1A6 🛚			45] 1B6
1A7 [1B7
1A8 [] 1B8
2A1 🛚			42] 2B1
2A2 [41	282
2A3 🛚] 2B3
GND [39	GND
2A4 🛚			38	2B4
2A5 🛚			37] 2B5
2A6 🛚			36	2B6
v _{cc} [22		35	v_{cc}
2A7 [34	2B7
2A8 [33	2B8
GND [GND
ZERR [2PARITY
2LE			30	2CLR
20EB [28		29	2OEA

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with the \overline{ERR} flag. The parity-error output can be passed, sampled, stored, or cleared from the latch using the latch-enable (\overline{LE}) and clear (\overline{CLR}) control inputs. When both \overline{OEA} and \overline{OEB} are low, data is transferred from the A bus to the B bus, and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

EPIC-IIB and Widebus are trademarks of Texas Instruments Incorporated.

SCBS153B - OCTOBER 1992 - REVISED JANUARY 1997

description (continued)

The SN54ABT16853 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16853 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

		I	VPUTS				OUTPL	JT AND I/O			
OEB	OEA	CLR	LE	AI Σ OF H	BIT Σ OF H	A	В	PARITY	ERR‡	FUNCTION	
L	н	х	×	Odd Even	NA	NA	A	L H	NA	A data to B bus and generate parity	
н	L	х	L	NA	Odd Even	В	NA	NA	H	B data to A bus and check parity	
Н	L	Н	Н	NA	Х	Х	. NA	NA	NC	Store error flag	
Х	×	L	Н	Х	Х	Х	NA	NA	Н	Clear error-flag register	
	·	Н	Н	Х			'		NC		
l H	Н	L	Н	X	х	z	z	z	н	Isolation§	
"	п	X	L	L Odd	^		L	2	2	Н	(parity check)
		×	L	H Even					L		
	L	х	х	Odd	NA	NA	Α	Н	NA	A data to B bus and	
			^	Even	, 4,7-1	'*	,,,	L		generate inverted parity	

NA = not applicable, NC = no change, X = don't care


[†] Summation of high-level inputs includes PARITY along with Bi inputs.

[‡] Output states shown assume ERR was previously high.

[§] In this mode, ERR (when clocked) shows inverted parity of the A bus.

SCBS153B - OCTOBER 1992 - REVISED JANUARY 1997

logic diagram (each transceiver) (positive logic)




ERROR-FLAG FUNCTION TABLE

INPUTS		INTERNAL TO DEVICE	OUTPUT	OUTPUT	FUNCTION	
CLR	LE	POINT P	ERR _{D-1} †	ERR		
		L	Х	L	Pass	
		Н		Н	rass	
		L	Х	L		
н	L	×	L	L	Sample	
ŀ		н	н	н		
L	Н	Х	Х	Н	Clear	
		v	L	L	Chara	
н	Н	Н Х		Н	н	Store

[†] State of ERR before changes at CLR, LE, or point P

SCBS153B - OCTOBER 1992 - REVISED JANUARY 1997



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	-0 5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)	
Voltage range applied to any output in the high or power-off state, V _O	0.5 V to 5.5 V
Current into any output in the low state, In: SN54ABT16853	96 mA
SN74ABT16853	128 mA
Input clamp current, $I_{ K }(V_{ } < 0)$	
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 2): DGG package	
DL package	/4°C/VV
Storage temperature range, Teta	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

SCBS153B - OCTOBER 1992 - REVISED JANUARY 1997

recommended operating conditions (see Note 3)

			SN54AB	T16853	SN74AB1		
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	٧
ViH	High-level input voltage		2	Z ²	2		٧
VIL	Low-level input voltage			8.0		8.0	٧
٧ı	Input voltage		0 /	₹V _{CC}	0	VCC	٧
VOH	High-level output voltage	ERR	1 6	5.5		5.5	٧
ЮН	High-level output current	Except ERR	35	-24		-32	mA
lOL	Low-level output current		ŠĆ.	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Q.	10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A = 25°C			SN54ABT16853		SN74ABT16853		UNIT
PA	HAMEIEH	l ESI COI	NUTTONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
V _{IK}		V _{CC} = 4.5 V,	l _l = -18 mA			-1.2		-1.2		-1.2	٧
		V _{CC} = 4.5 V,	IOH = -3 mA	2.5	3		2.5				
1/	All outputs	V _{CC} = 5 V,	IOH = -3 mA	3	3.4		3		3		v
VOH	except ERR	V _{CC} = 4.5 V	I _{OH} = −24 mA				2				٧
		ACC = 4:2 A	I _{OH} = -32 mA	2*	2.7				2		
1/		V _{CC} = 4.5 V	I _{OL} = 24 mA		0.25	0.55		0.55			V
VOL		ACC = 4:2 A	i _{OL} = 64 mA		0.3	0.55*				0.55	•
V_{hys}					100			Ž.			mV
ЮН	ERR	V _{CC} = 4.5 V,	V _{OH} = 5.5 V			20		(2 0		20	μA
loff		V _{CC} = 0,	V_1 or $V_0 \le 4.5 \text{ V}$			±100		4		±100	μА
ICEX	Outputs high	$V_{CC} = 5.5 \text{ V},$	V _O = 5.5 V			50		િ 50		50	μΑ
1.	Control inputs	V _{CC} = 5.5 V, V _I = V	lan or GND			±1	3	±1		±1	μА
ı	A or B ports	ACC = 2.2 A' Al = A	CC of GIAD			±100	S	±100		±100	μΑ
ηL	A or B ports	$V_{CC} = 0$,	V _I = GND			50	Č.	- 50		50	μA
10 [‡]		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
IOZH		V _{CC} =5.5 V,	V _O = 2.7 V			50		50		50	μA
loz _L §		$V_{CC} = 5.5 \text{ V},$	V _O = 0.5 V			-50		-50		-50	μА
		V _{CC} = 5.5 V,	Outputs high		1.5	2		2		2	
lcc	A or B ports	$I_{O} = 0$,	Outputs low		32	40		40		40	mA
		$V_I = V_{CC}$ or GND	Outputs disabled		1	2		2		2	
∆ICC¶		V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				50		50		50	μА
Ci	Control inputs	V _I = 2.5 V or 0.5 V			3						pF
Cio	A or B ports	V _O = 2.5 V or 0.5 V			9					_	pF

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.

¹ This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[§] The parameters IOZH and IOZL include the input leakage current.

SCBS153B - OCTOBER 1992 - REVISED JANUARY 1997


timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V _{CC} = 5 V, T _A = 25°C	SN54ABT16853	SN74ABT16853	UNIT
			MIN MAX	MIN MAX	MIN MAX	
t _w Pulse duration	LE high or low	8.5	8.5	8.5		
	Pulse duration	CLR low	4	4 0	4	ns
	Ontro time	A, B, and PARITY before LE↓	10	10 4	10	
^I su	t _{SU} Setup time	CLR before LE↓	0	6	0	ns
A Adalah Cara	A, B, and PARITY after LE↓	0	్రీ	0	20	
t _h	Hold time	CLR after LE↓	0	₹ 0	0	ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)		CC = 5 V A = 25°C		SN54ABT	16853	SN74AB1	Г16853	UNIT
	(INPUT)	(001701)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	1.5	2.5	3.3	1.5	4.2	1.5	4.1	ns
t _{PHL}	AOIB	BUIA	2	3.1	3.9	2	4.5	2	4.3	10
^t PLH	A OF	PARITY	2	4.6	5.9	2	7.3	2	7.1	ns
t _{PHL}	A or OE	TARRET	2	4.8	6.2	2	7.6	2	7.2	113
^t PLH	CLR	ERR	2	3.7	5.1	2	5 :9	2	5.7	ns
t _{PZH}	ŌĒ	A or B	2	3.9	4.9	2	,3 ³ 5.8	2	5.6	ns
^t PZL		AUID	2.5	4.3	5.1	2.5 🔬	₹ 6.2	2.5	6	115
^t PHZ	ŌĒ	A or B	2	3.6	4.5	2	5.5	2	5.4	ns
t _{PLZ}	OE .		1.5	3	3.8	±5	4.7	1.5	4.3	
^t PZH	ŌĒ	PARITY	2	3.6	5	్థ్ 2	5.8	2	5.7	ns
[†] PZL	UE	FARILT	2.5	4,4	5.8	2.5	6.7	2.5	6.5	20
tPHZ	ŌĒ	PARITY	1.5	3.2	4	1.5	4.8	1.5	4.7	ns
^t PLZ	OE	FARILT	1.5	2.9	3.7	1.5	4.2	1.5	4.1	10
^t PLH		E55	2	3.5	4.2	2	5	2	4.8	ns
[†] PHL	LE	ERR	2	3.4	4.4	2	5.2	2	4.9	115
[‡] PLH	A, B, or PARITY	ERR	2	4.5	6.3	2	7.5	2	7.2	ns
[†] PHL	A, D, GEARLIT	CAN.	2	4.8	6.3	2	7.7	2	7.4	113

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \ \Omega$, $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpHL is measured at 1.5 V.
- F. tpLH is measured at VOL + 0.3 V.

Figure 1. Load Circuit and Voltage Waveforms