


OCTAL BUFFER/LINE DRIVERS WITH 3-STATE OUTPUTS

- PNP INPUTS REDUCE LOADING
- 3-STATE OUTPUTS DRIVE BUS LINES
- INPUTS AND OUTPUTS OPPOSITE SIDE OF PACKAGE, ALLOWING EASIER INTERFACE TO MICROPROCESSOR
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS


DESCRIPTION

The T74LS540/541 are Octal Buffers and Line Drivers. Although they have the same functions as LS240 and LS241, they offer a pinout with inputs and outputs on opposite sides of the package. These devices are designed to be used with 3-state memory address drivers, etc.



TRUTH TABLE

Inputs			Outputs	
\bar{E}_1	\bar{E}_2	D	LS540	LS541
L	L	H	L	H
H	X	X	Z	Z
X	H	X	Z	Z
L	L	L	H	L


L = LOW Voltage Level
 H = HIGH Voltage Level
 X = Don't Care
 Z = HIGH Impedance

PIN CONNECTION (top view)


CHIP CARRIER



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	- 0.5 to 7	V
V _I	Input Voltage, Applied to Input	- 0.5 to 15	V
V _O	Output Voltage, Applied to Output	0 to 10	V
I _I	Input Current, into Inputs	- 30 to 5	mA
I _O	Output Current, into Outputs	50	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

AC CHARACTERISTICS ($T_A = 25^\circ\text{C}$)

Symbol	Parameter	Limits			Test Conditions (note 1)	Unit
		Min.	Typ.	Max.		
t_{PLH}	Propagation Delay, Data to Output LS540 LS541		9.0 12	15 15	$V_{CC} = 5.0 \text{ V}$ $C_L = 45 \text{ pF}$ $R_L = 667 \Omega$	ns
t_{PHL}	LS540 LS541		12 12	15 18		ns
t_{PZH}	Output Enable Time to HIGH Level LS540 LS541		15 15	25 32	$V_{CC} = 5.0 \text{ V}$ $C_L = 45 \text{ pF}$ $R_L = 667 \Omega$	ns
t_{PZL}	Output Enable Time to LOW LLevel LS540 LS541		20 20	38 38		ns
t_{PHZ}	Output Disable Time from HIGH Level LS540 LS541		10 10	18 18	$C_L = 5.0 \text{ pF}$	ns
t_{PLZ}	Output Disable Time to LOW Level LS540 LS541		15 15	25 29		ns

AC WAVEFORMS

Figure 1.




Figure 2.




Figure 3.





Figure 4.



AC LOAD CIRCUIT

Figure 5.

