
8-Input Multiplexer with 3-State Outputs

The TTL/MSI SN74LS251 is a high speed 8-Input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The LS251 can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

- Schottky Process for High Speed
- Multifunction Capability
- On-Chip Select Logic Decoding
- Inverting and Non-Inverting 3-State Outputs
- Input Clamp Diodes Limit High Speed Termination Effects





ON Semiconductor™

http://onsemi.com

LOW POWER SCHOTTKY



N SUFFIX CASE 648

SOIC **D SUFFIX** CASE 751B




SOEIAJ **M SUFFIX CASE 966**

ORDERING INFORMATION

Device	Package	Shipping			
SN74LS251N	16 Pin DIP	2000 Units/Box			
SN74LS251D	SOIC-16	38 Units/Rail			
SN74LS251DR2	SOIC-16	2500/Tape & Reel			
SN74LS251M	SOEIAJ-16	See Note 1			
SN74LS251MEL	SOEIAJ-16	See Note 1			

1. For ordering information on the EIAJ version of the SOIC package, please contact your local ON Semiconductor representative.






		LOADING	(Note a)
	S	HIGH	LOW
S ₀ - S ₂	Select Inputs	0.5 U.L.	0.25 U.L.
Ē ₀	Output Enable (Active LOW) Inputs	0.5 U.L.	0.25 U.L.
$I_0 - I_7$	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
Z	Multiplexer Output	65 U.L.	15 U.L.
Z	Complementary Multiplexer Output	65 U.L.	15 U.L.

NOTES:

a) 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW,



FUNCTIONAL DESCRIPTION

The LS251 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S_0 , S_1 , S_2 . Both assertion and negation outputs are provided. The Output Enable input (\overline{E}_O) is active LOW. When it is activated, the logic function provided at the output is:

$$\begin{split} Z &= \overline{E}_O \cdot [I \hspace{-0.6mm} [I \hspace{-0.6mm}] _0 \cdot [\overline{\mathbb{S}}_1 \cdot [\overline{\mathbb{S}}_2] \hspace{-0.6mm}] \hspace{-0.6mm} I \hspace{-0.6mm}] \hspace{-0.6mm} [I \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm} [S \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm} [I \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm} [I \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm} [I \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm} [I \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm} [I \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm} I \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm} [I \hspace{-0.6mm}] \hspace{-0.6mm} [I \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm}] \hspace{-0.6mm} I \hspace{-0.6mm}] \hspace{-$$

When the Output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltage.

TRUTH TABLE

														-
E ₀	S ₂	S ₁	S ₀	I ₀	I ₁	I_2	l ₃	I ₄	I ₅	l ₆	I ₇	Z	Z	
Н	Х	Х	Х	Х	Х	Х	Х	Х	X	X	Х	(Z)	(Z)	
L	L	L	L	L	Х	Х	Х	X	X	X	X	н	L	
L	L	L	L	н	Х	Х	Х	X	X	X	X	L	Н	0
L	L	L	н	Х	L	Х	Х	X	X	X	X	н	L	
L	L	L	Н	Х	Н	Х	Х	X	X	Х	Х	L	Н	\sim
L	L	Н	L	Х	Х	L	Х	X	Х	X	Х	н	ЦĊ	
L	L	Н	L	Х	Х	H	X	X	Х	Х	Х	L	Н	
L	L	Н	Н	Х	Х	Х	L	Х	Х	Х	Х	H	Ľ	~
L	L	Н	Н	Х	X	Х	H	Х	Х	Х	Х	-1-	н	D *
L	Н	L	L	Х	X	Х	X	L	Х	Х	Х	Ĥ	L H	
L	н	L	L	X	X	X	X	Н	x	X X	X X	Ľ		
L	Н	L	Н	X	X	X	X	X		X		н	L	
L	Н	L H	н	X	X X	X X	X X	X	H X	X	X		Н	
L	H H	H	L	X X	x	x	x	\bigcirc		Н	\sim	Η L	L H	
			1.	V	~	V	- N	X	X X	Х		н	L	
L	H	H	H	x	x	x	X	x	X	x	H	Ľ	н	
L H = HIG L = LOW X = Don (Z) = Hig	H Voltag / Voltag 't Care jh imper	ge Level e Level dance (S.R.	A				¢0					

			Limits						
Symbol	Parameter	Min	Тур	Max	Unit	Tes	t Conditions		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs			
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = – 18 mA			
V _{OH}	Output HIGH Voltage	2.4	3.1		V	V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH} or V_{IL} per Truth Table			
V _{OL}	Output LOW Voltage		0.25	0.4	V		$V_{CC} = V_{CC} MIN,$		
			0.35	0.5	V	l _{OL} = 24 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table		
I _{OZH}	Output Off Current HIGH			20	μΑ	V _{CC} = MAX, V _{OUT} = 2.7 V			
I _{OZL}	Output Off Current LOW			-20	μΑ	V _{CC} = MAX, V _{OU}	T = 0.4 V		
				20	μΑ	$V_{CC} = MAX, V_{IN}$	= 2.7 V		
I _{IH}	Input HIGH Current			0.1	mA	$V_{CC} = MAX, V_{IN}$	= 7.0 V		
I _{IL}	Input LOW Current			-0.4	mA	$V_{CC} = MAX, V_{IN}$	= 0.4 V		
I _{OS}	Short Circuit Current (Note 2)	-30		- 130	mA	V _{CC} = MAX	4		
1				10	mA	$V_{CC} = MAX, V_{E} =$	= 0 V		
ICC	Power Supply Current			12	mA	$V_{CC} = MAX, V_{E}^{-}$	= 4.5 V		

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

2. Not more than one output should be shorted at a time, nor for more than 1 second. **AC CHARACTERISTICS** ($T_A = 25^{\circ}C$, $V_{CC} = 5.0$ V)

		Limits			2	X			
Symbol	Parameter	Min	Тур	Max	Unit	Test	Conditions		
t _{PLH} t _{PHL}	Propagation Delay, Select to Z Output		20 21	33 33	ns	Figure 1			
t _{PLH} t _{PHL}	Propagation Delay, Select to Z Output		29 28	45 45	ns	Figure 2			
t _{PLH} t _{PHL}	Propagation Delay, Data to Z Output	40	10 9.0	15 15	ns	Figure 1	C _L = 15 pF,		
t _{PLH} t _{PHL}	Propagation Delay, Data to Z Output		17 18	28 28	ns	Figures 2	$R_L = 2.0 \text{ k}\Omega$		
t _{PZH} t _{PZL}	Output Enable Time to Z Output		17 24	27 40	ns	Figures 4, 5			
t _{PZH} t _{PZL}	Output Enable Time to Z Output		30 26	45 40	ns	Figures 3, 5			
t _{PHZ} t _{PLZ}	Output Disable Time to Z Output		37 15	55 25	ns	Figures 3, 5	C _L = 5.0 pF,		
t _{PHZ} t _{PLZ}	Output Disable Time to Z Output		30 15	45 25	ns	Figures 4, 5	$R_L = 667 \text{ k}\Omega$		

3-STATE AC WAVEFORMS






Figure 5.


PACKAGE DIMENSIONS



PACKAGE DIMENSIONS



PACKAGE DIMENSIONS



ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability, arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persores that seguing the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative