

December 1996

## Fast CMOS Octal Transparent Latches

### Features

- Advanced 0.8 micron CMOS Technology
- Pin Compatible with Bipolar FAST™ Series at a Higher Speed and Lower Power Consumption
- 25Ω Series Resistor on All Outputs (CD74FCT2373T, CD74FCT2573T Only)
- TTL Input and Output Levels
- Low Ground Bounce Outputs
- Extremely Low Static Power
- Hysteresis on All Inputs

### Description

These devices are 8-bit wide octal transparent latches designed with three-state outputs and are intended for bus oriented applications. When Latch Enable (LE) is HIGH, the flip-flops appear transparent to the data. The data that meets the set-up time when LE is LOW is latched. When OE is HIGH, the bus output is in the high impedance state.

The CD74FCT2XXX device has a built-in 25Ω series resistor on all outputs to reduce noise due to reflections, thus eliminating the need for an external terminating resistor.

### Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74FCT373ATM	-40 to 85	20 Ld SOIC	M20.3-P
CD74FCT373ATQM	-40 to 85	20 Ld QSOP	M20.15-P
CD74FCT373CTM	-40 to 85	20 Ld SOIC	M20.3-P
CD74FCT373CTQM	-40 to 85	20 Ld QSOP	M20.15-P
CD74FCT373DTM	-40 to 85	20 Ld SOIC	M20.3-P
CD74FCT373DTQM	-40 to 85	20 Ld QSOP	M20.15-P
CD74FCT373TM	-40 to 85	20 Ld SOIC	M20.3-P
CD74FCT373TQM	-40 to 85	20 Ld QSOP	M20.15-P
CD74FCT533ATM	-40 to 85	20 Ld SOIC	M20.3-P
CD74FCT533ATQM	-40 to 85	20 Ld QSOP	M20.15-P
CD74FCT533CTM	-40 to 85	20 Ld SOIC	M20.3-P
CD74FCT533CTQM	-40 to 85	20 Ld QSOP	M20.15-P
CD74FCT533TM	-40 to 85	20 Ld SOIC	M20.3-P
CD74FCT533TQM	-40 to 85	20 Ld QSOP	M20.15-P
CD74FCT573ATM	-40 to 85	20 Ld SOIC	M20.3-P
CD74FCT573ATQM	-40 to 85	20 Ld QSOP	M20.15-P
CD74FCT573CTM	-40 to 85	20 Ld SOIC	M20.3-P
CD74FCT573CTQM	-40 to 85	20 Ld QSOP	M20.15-P
CD74FCT573DTM	-40 to 85	20 Ld SOIC	M20.3-P
CD74FCT573DTQM	-40 to 85	20 Ld QSOP	M20.15-P
CD74FCT573TM	-40 to 85	20 Ld SOIC	M20.3-P
CD74FCT573TQM	-40 to 85	20 Ld QSOP	M20.15-P
CD74FCT2373ATM	-40 to 85	20 Ld SOIC	M20.3-P
CD74FCT2373ATQM	-40 to 85	20 Ld QSOP	M20.15-P
CD74FCT2373CTM	-40 to 85	20 Ld SOIC	M20.3-P
CD74FCT2373CTQM	-40 to 85	20 Ld QSOP	M20.15-P
CD74FCT2373TM	-40 to 85	20 Ld SOIC	M20.3-P
CD74FCT2373TQM	-40 to 85	20 Ld QSOP	M20.15-P
CD74FCT2573ATM	-40 to 85	20 Ld SOIC	M20.3-P
CD74FCT2573ATQM	-40 to 85	20 Ld QSOP	M20.15-P
CD74FCT2573CTM	-40 to 85	20 Ld SOIC	M20.3-P
CD74FCT2573CTQM	-40 to 85	20 Ld QSOP	M20.15-P
CD74FCT2573TM	-40 to 85	20 Ld SOIC	M20.3-P
CD74FCT2573TQM	-40 to 85	20 Ld QSOP	M20.15-P


NOTE: QSOP is commonly known as SSOP.

When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.


**CD74FCT373T, CD74FCT533T, CD74FCT573T, CD74FCT2373T, CD74FCT2573T**

**Pinouts**


**CD74FCT373T, CD74FCT2373T**  
(QSOP, SOIC)  
TOP VIEW



**CD74FCT533T**  
(QSOP, SOIC)  
TOP VIEW




**CD74FCT573T, CD74FCT2573T**  
(QSOP, SOIC)  
TOP VIEW




**Functional Block Diagrams**

**CD74FCT373T, CD74FCT2373T, CD74FCT573, CD74FCT2573T**



**CD74FCT533T**



**CD74FCT373T, CD74FCT533T, CD74FCT573T, CD74FCT2373T, CD74FCT2573T**

TRUTH TABLE (NOTE 1)

INPUTS			OUTPUTS
D <sub>N</sub>	LE	OE	O <sub>N</sub>
<b>CD74FCT533T</b>			
H	H	L	L
L	H	L	H
X	X	H	Z

TRUTH TABLE (NOTE 1)

INPUTS			OUTPUTS
D <sub>N</sub>	LE	OE	O <sub>N</sub>
<b>CD74FCT373T, CD74FCT573T, CD74FCT2373T, CD74FCT2573T</b>			
H	H	L	H
L	H	L	L
X	X	H	Z

NOTE:

1. H = High Voltage Level  
L = Low Voltage Level  
X = Don't Care  
Z = High Impedance

**Pin Descriptions**

PIN NAME	DESCRIPTION
OE	Output Enable Input (Active LOW)
LE	Latch Enable Input (Active HIGH)
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
O <sub>0</sub> -O <sub>7</sub>	Three-State Outputs
O <sub>0</sub> -O <sub>7</sub>	Complementary Three-State Outputs
GND	Ground
V <sub>CC</sub>	Power

# CD74FCT373T, CD74FCT533T, CD74FCT573T, CD74FCT2373T, CD74FCT2573T

## Absolute Maximum Ratings

DC Input Voltage ..... -0.5V to 7.0V  
 DC Output Current ..... 120mA

## Operating Conditions

Operating Temperature Range ..... -40°C to 85°C  
 Supply Voltage to Ground Potential  
 Inputs and V<sub>CC</sub> Only ..... -0.5V to 7.0V  
 Supply Voltage to Ground Potential  
 Outputs and D/O Only ..... -0.5V to 7.0V

## Thermal Information

Thermal Resistance (Typical, Note 2) θ<sub>JA</sub> (°C/W)  
 SOIC Package ..... 87  
 QSOP Package ..... 110  
 Maximum Junction Temperature ..... 150°C  
 Maximum Storage Temperature Range ..... -65°C to 150°C  
 Maximum Lead Temperature (Soldering 10s) ..... 300°C  
 (Lead Tips Only)

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

### NOTE:

- θ<sub>JA</sub> is measured with the component mounted on an evaluation PC board in free air.

## Electrical Specifications

PARAMETERS	SYMBOL	(NOTE 3) TEST CONDITIONS	MIN	(NOTE 4) TYP	MAX	UNITS
<b>DC ELECTRICAL SPECIFICATIONS</b> Over the Operating Range, T <sub>A</sub> = -40°C to 85°C, V <sub>CC</sub> = 5.0V ±5%						
Output HIGH Voltage	V <sub>OH</sub>	V <sub>CC</sub> = Min, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -15.0mA	2.4	3.0	- V
Output LOW Voltage	V <sub>OL</sub>	V <sub>CC</sub> = Min, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 64mA	-	0.3	0.50 V
Output LOW Voltage	V <sub>OL</sub>	V <sub>CC</sub> = Min, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 12mA (25Ω Series)	-	0.3	0.50 V
Input HIGH Voltage	V <sub>IH</sub>	Guaranteed Logic HIGH Level		2.0	-	- V
Input LOW Voltage	V <sub>IL</sub>	Guaranteed Logic LOW Level		-	-	0.8 V
Input HIGH Current	I <sub>IH</sub>	V <sub>CC</sub> = Max	V <sub>IN</sub> = V <sub>CC</sub>	-	-	1 μA
Input LOW Current	I <sub>IL</sub>	V <sub>CC</sub> = Max	V <sub>IN</sub> = GND	-	-	-1 μA
High Impedance Output Current	I <sub>OZH</sub>	V <sub>CC</sub> = Max	V <sub>OUT</sub> = 2.7V	-	-	1 μA
	I <sub>OZL</sub>		V <sub>OUT</sub> = 0.5V	-	-	-1 μA
Clamp Diode Voltage	V <sub>IK</sub>	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18mA		-	-0.7	-1.2 V
Short Circuit Current	I <sub>OS</sub>	V <sub>CC</sub> = Max (Note 5), V <sub>OUT</sub> = GND		-60	-120	- mA
Power Down Disable	I <sub>OFF</sub>	V <sub>CC</sub> = GND, V <sub>OUT</sub> = 4.5V		-	-	100 μA
Input Hysteresis	V <sub>H</sub>			-	200	- mV
<b>CAPACITANCE</b> T <sub>A</sub> = 25°C, f = 1MHz						
Input Capacitance (Note 6)	C <sub>IN</sub>	V <sub>IN</sub> = 0V		-	6	10 pF
Output Capacitance (Note 6)	C <sub>OUT</sub>	V <sub>OUT</sub> = 0V		-	8	12 pF
<b>POWER SUPPLY SPECIFICATIONS</b>						
Quiescent Power Supply Current	I <sub>CC</sub>	V <sub>CC</sub> = Max	V <sub>IN</sub> = GND or V <sub>CC</sub>	-	0.1	500 μA
Supply Current per Input at TTL HIGH	ΔI <sub>CC</sub>	V <sub>CC</sub> = Max	V <sub>IN</sub> = 3.4V (Note 7)	-	0.5	2.0 mA
Supply Current per Input per MHz (Note 8)	I <sub>CCD</sub>	V <sub>CC</sub> = Max, Outputs Open OE = GND; LE = V <sub>CC</sub> One Input Toggling 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	-	0.15	0.25 mA/ MHz

**CD74FCT373T, CD74FCT533T, CD74FCT573T, CD74FCT2373T, CD74FCT2573T**

**Electrical Specifications (Continued)**

PARAMETERS	SYMBOL	(NOTE 3) TEST CONDITIONS		MIN	(NOTE 4) TYP	MAX	UNITS
Total Power Supply Current (Note 10)	I <sub>CC</sub>	V <sub>CC</sub> = Max, Outputs Open f <sub>i</sub> = 10MHz, 50% Duty Cycle OE = GND; LE = V <sub>CC</sub> One Bit toggling	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	-	1.5	3.0 (Note 9)	mA
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	-	1.8	4.5 (Note 9)	mA
		V <sub>CC</sub> = Max, Outputs Open f <sub>i</sub> = 2.5MHz, 50% Duty Cycle OE = GND; LE = V <sub>CC</sub> Eight Bits Toggling	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	-	3.0	6.0 (Note 9)	mA
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	-	5.0	14.0 (Note 9)	mA

**Switching Specifications Over Operating Range**

PARAMETER	SYMBOL	(NOTE 11) TEST CONDITIONS	T		AT		CT		DT CD74FCT373T ONLY		UNITS
			(NOTE 12) MIN	MAX	(NOTE 12) MIN	MAX	(NOTE 12) MIN	MAX	(NOTE 12) MIN	MAX	
			<b>CD74FCT373T, CD74FCT2373T</b>								
Propagation Delay D <sub>N</sub> to O <sub>N</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	1.5	8.0	1.5	5.2	1.5	4.2	1.5	3.8	ns
Propagation Delay LE to O <sub>N</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>		2.0	13.0	2.0	8.5	2.0	5.5	1.5	4.9	ns
Output Enable Time OE to O <sub>N</sub>	t <sub>PZH</sub> , t <sub>PZL</sub>		1.5	12.0	1.5	6.5	1.5	5.5	1.5	5.5	ns
Output Disable Time (Note 13) OE to O <sub>N</sub>	t <sub>PHZ</sub> , t <sub>PLZ</sub>		1.5	7.5	1.5	5.5	1.5	5.0	1.5	5.0	ns
Setup Time HIGH or LOW, D <sub>N</sub> to LE	t <sub>SU</sub>		2.0	-	2.0	-	2.0	-	2.0	-	ns
Hold Time HIGH or LOW, D <sub>N</sub> to LE	t <sub>H</sub>		1.5	-	1.5	-	1.5	-	1.5	-	ns
LE Pulse Width (Note 13) HIGH	t <sub>W</sub>		6.0	-	5.0	-	5.0	-	4.0	-	ns
<b>CD74FCT533T</b>											
Propagation Delay D <sub>N</sub> to O <sub>N</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	1.5	10.0	1.5	5.2	1.5	4.2	-	-	ns
Propagation Delay LE to O <sub>N</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>		2.0	13.0	2.0	8.5	2.0	5.5			ns
Output Enable Time OE to O <sub>N</sub>	t <sub>PZH</sub> , t <sub>PZL</sub>		1.5	11.0	1.5	6.5	1.5	5.5	-	-	ns
Output Disable Time (Note 13) OE to O <sub>N</sub>	t <sub>PHZ</sub> , t <sub>PLZ</sub>		1.5	7.0	1.5	5.5	1.5	5.0			ns
Setup Time HIGH or LOW, D <sub>N</sub> to LE	t <sub>SU</sub>		2.0	-	2.0	-	2.0	-	-	-	ns
Hold Time HIGH or LOW, D <sub>N</sub> to LE	t <sub>H</sub>		1.5	-	1.5	-	1.5	-			ns
LE Pulse Width (Note 13) HIGH	t <sub>W</sub>		6.0	-	5.0	-	5.0	-	-	-	ns

**CD74FCT373T, CD74FCT533T, CD74FCT573T, CD74FCT2373T, CD74FCT2573T**


**Switching Specifications Over Operating Range**

PARAMETER	SYMBOL	(NOTE 11) TEST CONDITIONS	T		AT		CT		DT CD74FCT373T ONLY		UNITS
			(NOTE 12) MIN	MAX	(NOTE 12) MIN	MAX	(NOTE 12) MIN	MAX	(NOTE 12) MIN	MAX	
			<b>CD74FCT573T, CD2573T</b>								
Propagation Delay D <sub>N</sub> to O <sub>N</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	1.5	8.0	1.5	5.2	1.5	4.2	1.5	3.8	ns
Propagation Delay LE to O <sub>N</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>		2.0	12.0	2.0	8.5	2.0	5.5	2.0	4.9	ns
Output Enable Time O <sub>E</sub> to O <sub>N</sub>	t <sub>PZH</sub> , t <sub>PZL</sub>		1.5	9.5	1.5	6.5	1.5	5.5	1.5	5.5	ns
Output Disable Time (Note 13) O <sub>E</sub> to O <sub>N</sub>	t <sub>PHZ</sub> , t <sub>PLZ</sub>		1.5	6.5	1.5	5.5	1.5	5.0	1.5	5.0	ns
Setup Time HIGH or LOW, D <sub>N</sub> to LE	t <sub>SU</sub>		2.0	-	2.0	-	2.0	-	1.5	-	ns
Hold Time HIGH or LOW, D <sub>N</sub> to LE	t <sub>H</sub>		1.5	-	1.5	-	1.5	-	1.0	-	ns
LE Pulse Width (Note 13) HIGH	t <sub>W</sub>		6.0	-	5.0	-	5.0	-	3.0	-	ns

NOTES:

- For conditions shown as Max or Min, use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- This parameter is determined by device characterization but is not production tested.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$   
 I<sub>CC</sub> = Quiescent Current  
 ΔI<sub>CC</sub> = Power Supply Current for a TTL High Input (V<sub>IN</sub> = 3.4V)  
 D<sub>H</sub> = Duty Cycle for TTL Inputs High  
 N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>  
 I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
 f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 f<sub>I</sub> = Input Frequency  
 N<sub>I</sub> = Number of Inputs at f<sub>I</sub>  
 All currents are in milliamps and all frequencies are in megahertz.
- See test circuit and wave forms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- This parameter is guaranteed but not production tested.

**Test Circuits and Waveforms**



SWITCH POSITION	
TEST	SWITCH
$t_{PLZ}, t_{PZL}$	Closed
$t_{PHZ}, t_{PZH}, t_{PLH}, t_{PHL}$	Open


**DEFINITIONS:**

$C_L$  = Load capacitance, includes jig and probe capacitance.  
 $R_T$  = Termination resistance, should be equal to  $Z_{OUT}$  of the Pulse Generator.


**NOTE:**

14. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $Z_{OUT} \leq 50\Omega$ ;  
 $t_f, t_r \leq 2.5\text{ns}$ .


**FIGURE 1. TEST CIRCUIT**




**FIGURE 2. SETUP, HOLD, AND RELEASE TIMING**



**FIGURE 3. PULSE WIDTH**



**FIGURE 4. ENABLE AND DISABLE TIMING**




**FIGURE 5. PROPAGATION DELAY**





**Shrink Small Outline Plastic Packages (SSOP/QSOP)**



**M20.15-P**  
**20 LEAD SHRINK NARROW BODY SMALL OUTLINE**  
**PLASTIC PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.053	0.069	1.35	1.75	-
A1	0.007	0.011	0.178	0.279	-
B	0.008	0.012	0.203	0.305	-
C	0.007	0.010	0.178	0.254	-
D	0.337	0.344	8.56	8.74	1
E	0.149	0.157	3.78	3.99	2
e	0.025 BSC		0.635 BSC		-
H	0.228	0.244	5.79	6.20	-
h	0.015		0.38		-
L	0.016	0.050	0.41	1.27	3
N	20		20		4
$\alpha$	0°	8°	0°	8°	-

**NOTES:**

1. Dimension "D" does not include mold flash, protrusions or gate burrs.
2. Dimension "E" does not include interlead flash or protrusions.
3. "L" is the length of terminal for soldering to a substrate.
4. "N" is the number of terminal positions.
5. Terminal numbers are shown for reference only.
6. Controlling dimension: INCHES. Converted millimeter dimensions are not necessarily exact.

Rev. 1 7/96