

TC74HC245AP/AF/AFW

TC74HC640AP/AF

TC74HC643AP/AF

OCTAL BUS TRANSCEIVER

TC74HC245AP/AF 3-STATE, NON-INVERTING

TC74HC640AP/AF 3-STATE, INVERTING

TC74HC643AP/AF 3-STATE, INVERTING AND NON-INVERTING

The TC74HC245A, 640A and 643A are high speed CMOS OCTAL BUS TRANSCEIVERS fabricated with silicon gate CMOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


They are intended for two-way asynchronous communication between data busses. The direction of data transmission is determined by the level of the DIR input.

The enable input (\bar{G}) can be used to disable the device so that the busses are effectively isolated.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{PD}=10\text{ns}(\text{typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NH}=V_{NL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=|I_{OL}|=6\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{PLH}=t_{PHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr})=2\text{V}\sim6\text{V}$
- Pin and Function Compatible with 74LS245,640,643



APPLICATION NOTES


- 1) Do not apply a signal to any bus terminal when it is in the output mode. Damage may result.
- 2) All floating (high impedance) bus terminals must have their input levels fixed by means of pull up or pull down resistors or bus terminator IC's such as the TOSHIBA TC40117BP.

PIN ASSIGNMENT(TOP VIEW)




IEC LOGIC SYMBOL


TC74HC245A



TC74HC640A



TC74HC643A



TRUTH TABLE

INPUTS		FUNCTION		OUTPUTS		
\bar{G}	DIR	A BUS	B BUS	HC245A	HC640A	HC643A
L	L	OUTPUT	INPUT	$A=B$	$A=\bar{B}$	$A=B$
L	H	INPUT	OUTPUT	$B=A$	$B=\bar{A}$	$B=\bar{A}$
H	X	High Impedance		Z	Z	Z

X : "H" or "L"

Z : High Impedance

AC ELECTRICAL CHARACTERISTICS($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	CL	V_{CC}	Ta=25°C			Ta=-40 ~ 85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{TLH}		50	2.0	—	25	60	—	75	ns
	t_{THL}			4.5	—	7	12	—	15	
				6.0	—	6	10	—	13	
Propagation Delay Time	t_{PLH}		50	2.0	—	33	90	—	115	ns
				4.5	—	12	18	—	23	
				6.0	—	10	15	—	20	
	t_{PHL}		150	2.0	—	48	120	—	150	
				4.5	—	16	24	—	30	
				6.0	—	14	20	—	26	
3-State Output Enable Time	t_{pZL}		50	2.0	—	48	150	—	190	ns
				4.5	—	16	30	—	38	
				6.0	—	14	26	—	32	
	t_{pzH}		150	2.0	—	63	180	—	225	
				4.5	—	21	36	—	45	
				6.0	—	18	31	—	38	
3-State Output Disable Time	t_{pLZ}	$R_L = 1\text{k}\Omega$	50	2.0	—	37	150	—	190	pF
	t_{pIZ}			4.5	—	17	30	—	38	
				6.0	—	15	26	—	32	
Input Capacitance	C_{IN}	DIR, G		—	5	10	—	—	10	pF
Bus Input Capacitance	C_{QLT}	An, Bn		—	13	—	—	—	—	
Power Dissipation Capacitance	$C_{PD(1)}$	TC74HC245A		—	39	—	—	—	—	
		TC74HC640A/643A		—	37	—	—	—	—	

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC\text{avg}} = C_{PD} \cdot V_{CC} \cdot f_N + I_{CC} / 8(\text{per bit})$$