

**OCTAL BUS TRANSCEIVER/REGISTER
TC74AC646P NON-INVERTING
TC74AC648P INVERTING**

The TC74AC646/648 are advanced high speed CMOS OCTAL BUS TRANSCEIVER/REGISTERs fabricated with silicon gate and double-layer metal wiring C²MOS technology.

They achieve the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.


These devices are bus transceivers with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the internal registers.

The TC74AC646 is a non-inverting output type while the TC74AC648 is of the inverting output type.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{MAX}=150\text{MHz}(\text{typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=8\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL} 28\% V_{CC}(\text{Min.})$
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=24\text{mA}(\text{Min.})$
Capability of driving 50Ω transmission lines.
- Balanced Propagation Delays $t_{PLH} \approx t_{PHL}$
- Wide Operating Voltage Range ... $V_{CC}(\text{opr.})=2\text{V} \sim 5.5\text{V}$
- Pin and Function Compatible with 74F646/648.




PIN ASSIGNMENT



(TOP VIEW)

IEC LOGIC SYMBOL



APPLICATION NOTES

- 1) Do not apply a signal to any bus terminal when it is in the output mode. Damage may result.
- 2) All floating (high impedance) bus terminals must have their input levels fixed by means of pull up or pull down resistors or bus terminator IC's such as the TOSHIBA TC40117BP.

TC74AC646,648P/F/FN-1

TRUTH TABLE

TC74AC646 (The truth table for TC74AC648 is the same, but with the outputs inverted)

\bar{G}	DIR	CAB	CBA	SAB	SBA	A	B	Function
H	X	X	X	X	X	Z	Z	The output functions of A and B Busses are disabled.
		$\uparrow\downarrow$	$\uparrow\downarrow$	X	X	X	X	Both A and B Busses are used as inputs to the internal flip-flops. Data on the Bus will be stored on the rising edge of the Clock.
L	H					INPUTS	OUTPUTS	
		X	X*	L	X	L H	L H	The data on the A bus are displayed on the B bus.
		$\uparrow\downarrow$	X*	L	X	L H	L H	The data on the A Bus are displayed on the B Bus, and are stored into the A storage flip-flops on the rising edge of CAB.
		X	X*	H	X	X	Qn	The data in the A storage flip-flops are displayed on the B Bus.
L	L					OUTPUTS	INPUTS	
		X*	X	X	L	L H	L H	The data on the B bus are displayed on the A bus.
		X*	$\uparrow\downarrow$	X	L	L H	L H	The data on the B Bus are displayed on the A Bus, and are stored into the B storage flip-flops on the rising edge of CBA.
		X*	X	X	H	Qn	X	The data in the B storage flip-flops are displayed on the A Bus.
		X*	$\uparrow\downarrow$	X	H	L H	L H	The data on the B Bus are stored into the B storage flip-flops on the rising edge of CBA, and the stored data propagate directly onto the A Bus.

Notes: X: Don't Care


Qn: The data stored into the internal flip-flops by most recent low to high transition of the clock inputs.

Z: High Impedance

- The clocks are not internally gated with either \bar{G} or DIR. Therefore, data on the A and/or B Busses may be clocked into the storage flip-flops at any time.

TIMING CHART


TC74AC646



Note: The timing chart for TC74AC648 is the same, but with the outputs inverted.

SYSTEM DIAGRAM

TC74AC648



Note: In case of TC74AC646 output inverter marked * at A bus and B bus are eliminated.

TC74AC646,648P/F/FN-3

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7.0	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC} + 0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC} + 0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 50	mA
DC Output Current	I_{OUT}	± 50	mA
DC V_{CC} /Ground Current	I_{CC}	± 200	mA
Power Dissipation	P_D	500(DIP)*/180(SOP)	mW
Storage Temperature	T_{STG}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ should be applied up to 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2.0 ~ 5.5	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{OPR}	-40 ~ 85	°C
Input Rise and Fall Time	dt/dv	0 ~ 100 ($V_{CC} = 3.3 \pm 0.3\text{V}$) 0 ~ 20 ($V_{CC} = 5 \pm 0.5\text{V}$)	ns/v

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.50	—	—	1.50	—	V
			3.0	2.10	—	—	2.10	—	
			5.5	3.85	—	—	3.85	—	
Low-Level Input Voltage	V_{IL}		2.0	—	—	0.50	—	0.50	V
			3.0	—	—	0.90	—	0.90	
			5.5	—	—	1.65	—	1.65	
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	2.0	1.9	2.0	—	1.9	—	V
			3.0	2.9	3.0	—	2.9	—	
			4.5	4.4	4.5	—	4.4	—	
		$I_{OH} = -50\mu\text{A}$	3.0	2.58	—	—	2.48	—	
			4.5	3.94	—	—	3.80	—	
			5.5	—	—	—	3.85	—	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	2.0	—	0.0	0.1	—	0.1	V
			3.0	—	0.0	0.1	—	0.1	
			4.5	—	0.0	0.1	—	0.1	
		$I_{OL} = 50\mu\text{A}$	3.0	—	—	0.36	—	0.44	
			4.5	—	—	0.36	—	0.44	
			5.5	—	—	—	—	1.65	
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL} , $V_{OLT} = V_{CC}$ or GND	5.5	—	—	± 0.5	—	± 5.0	μA
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	5.5	—	—	± 0.1	—	± 1.0	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	5.5	—	—	8.0	—	80.0	

* :This spec indicates the capability of driving 50Ω transmission lines.

One output should be tested at a time for a 10ms maximum duration.

TC74AC646,648P/F/FN-4

TIMING REQUIREMENTS (Input $t_r=t_f=3\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$	UNIT
			V_{CC}	TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CLOCK)	$t_{W(L)}$ $t_{W(H)}$		3.3 ± 0.3 5.0 ± 0.5	— —	7.0 5.0	7.0 5.0	ns
Minimum Set-up Time	t_s		3.3 ± 0.3 5.0 ± 0.5	— —	5.0 3.0	5.0 3.0	
Minimum Hold Time	t_h		3.3 ± 0.3 5.0 ± 0.5	— —	2.0 2.0	2.0 2.0	

AC ELECTRICAL CHARACTERISTICS ($C_L=50\text{pF}$, $R_L=500\Omega$, Input $t_r=t_f=3\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$	UNIT	
			V_{CC}	MIN.	TYP.	MAX.		
Propagation Delay Time (BUS-BUS) *	t_{PLH} t_{PHL}		3.3 ± 0.3 5.0 ± 0.5	— —	9.2 6.0	14.9 8.7	1.0 1.0	17.0 10.0
Propagation Delay Time (CAB,CBA-BUS) *	t_{PLH} t_{PHL}		3.3 ± 0.3 5.0 ± 0.5	— —	11.3 7.5	19.3 11.4	1.0 1.0	22.0 13.0
Propagation Delay Time (SAB,SBA-BUS) *	t_{PLH} t_{PHL}		3.3 ± 0.3 5.0 ± 0.5	— —	10.4 6.9	17.5 10.5	1.0 1.0	20.0 12.0
Propagation Delay Time (BUS-BUS)**	t_{PLH} t_{PHL}		3.3 ± 0.3 5.0 ± 0.5	— —	8.4 5.8	14.0 8.7	1.0 1.0	16.0 10.0
Propagation Delay Time (CAB,CBA-BUS)**	t_{PLH} t_{PHL}		3.3 ± 0.3 5.0 ± 0.5	— —	10.8 6.9	18.4 10.5	1.0 1.0	21.0 12.0
Propagation Delay Time (SAB,SBA-BUS)**	t_{PLH} t_{PHL}		3.3 ± 0.3 5.0 ± 0.5	— —	10.1 6.4	16.7 10.1	1.0 1.0	19.0 11.5
Output Enable time (\bar{G} ,DIR-BUS)	t_{PLZ} t_{PHZ}		3.3 ± 0.3 5.0 ± 0.5	— —	10.5 6.7	17.5 10.5	1.0 1.0	20.0 12.0
Output Disable time (\bar{G} ,DIR-BUS)	t_{PLZ} t_{PHZ}		3.3 ± 0.3 5.0 ± 0.5	— —	8.5 6.8	14.0 9.6	1.0 1.0	16.0 11.0
Maximum Clock Frequency	f_{MAX}		3.3 ± 0.3 5.0 ± 0.5	55 75	85 130	—	55 75	— —
Input Capacitance	C_{IN}			—	5	10	—	10
Output Capacitance	C_{OUT}			—	13	—	—	—
Power Dissipation Capacitance	C_{PD}	Note(AC646)			21			
Power Dissipation Capacitance	C_{PD}	Note(AC648)		—	19	—	—	—

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{COOP} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 8(\text{per bit})$$

*:for TC74AC646 only

**:for TC74AC648 only