

SN54ACT10, SN74ACT10 TRIPLE 3-INPUT POSITIVE-NAND GATES

SCAS526A – AUGUST 1995 – REVISED APRIL 1996

- Inputs Are TTL-Voltage Compatible
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- μ m Process
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (N) and Ceramic (J) DIPS

description


The 'ACT10 contain three independent 3-input NAND gates. The devices perform the Boolean functions $Y = \overline{A} \cdot \overline{B} \cdot \overline{C}$ or $Y = \overline{A} + \overline{B} + \overline{C}$ in positive logic.

The SN54ACT10 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ACT10 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each gate)

INPUTS			OUTPUT
A	B	C	Y
H	H	H	L
L	X	X	H
X	L	X	H
X	X	L	H

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, DB, J, N, PW, and W packages.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SN54ACT10 . . . J OR W PACKAGE
SN74ACT10 . . . D, DB, N, OR PW PACKAGE
(TOP VIEW)




SN54ACT10 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

logic diagram, each gate (positive logic)



Copyright © 1996, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54ACT10, SN74ACT10 TRIPLE 3-INPUT POSITIVE-NAND GATES

SCAS526A – AUGUST 1995 – REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	–0.5 V to 7 V	
Input voltage range, V_I (see Note 1)	–0.5 V to V_{CC} + 0.5 V	
Output voltage range, V_O (see Note 1)	–0.5 V to V_{CC} + 0.5 V	
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 20 mA	
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA	
Continuous current through V_{CC} or GND	± 200 mA	
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package	1.25 W	
	DB package	0.5 W
	N package	1.1 W
	PW package	0.5 W
Storage temperature range, T_{stg}	–65°C to 150°C	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

recommended operating conditions (see Note 3)

		SN54ACT10		SN74ACT10		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage	0	V_{CC}	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current		–24		–24	mA
I_{OL}	Low-level output current		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	8	0	8	ns/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

SN54ACT10, SN74ACT10
TRIPLE 3-INPUT POSITIVE-NAND GATES

SCAS526A – AUGUST 1995 – REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			SN54ACT10		SN74ACT10		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	I _{OH} = -50 µA	4.5 V	4.4	4.49		4.4		4.4		V
		5.5 V	5.4	5.49		5.4		5.4		
	I _{OH} = -24 mA	4.5 V	3.86			3.7		3.76		
		5.5 V	4.86			4.7		4.76		
	I _{OH} = -50 mA [†]	5.5 V				3.85				
	I _{OH} = -75 mA [†]	5.5 V						3.85		
V _{OL}	I _{OL} = 50 µA	4.5 V	0.001	0.1		0.1		0.1		V
		5.5 V	0.001	0.1		0.1		0.1		
	I _{OL} = 24 mA	4.5 V		0.36		0.5		0.44		
		5.5 V		0.36		0.5		0.44		
	I _{OL} = 50 mA [†]	5.5 V				1.65				
	I _{OL} = 75 mA [†]	5.5 V						1.65		
I _I	V _I = V _{CC} or GND	5.5 V		±0.1		±1		±1		µA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V		4		80		40		µA
ΔI _{CC} [‡]	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V		0.6		1.6		1.5		mA
C _i	V _I = V _{CC} or GND	5 V		2.6						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

**switching characteristics over recommended operating free-air temperature range,
V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			SN54ACT10		SN74ACT10		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Any	Y	1	6.5	9	1	10	1	10	ns
t _{PHL}			1	6.5	9	1	9.5	1	9.5	


operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	C _L = 50 pF, f = 1 MHz	25	pF

SN54ACT10, SN74ACT10 TRIPLE 3-INPUT POSITIVE-NAND GATES

SCAS526A – AUGUST 1995 – REVISED APRIL 1996

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

PRODUCT FOLDER | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) | [SAMPLES](#)
| [APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

PRODUCT SUPPORT: [TRAINING](#)

SN74ACT10, Triple 3-Input Positive-NAND Gates

DEVICE STATUS: **ACTIVE**

PARAMETER NAME	SN54ACT10	SN74ACT10
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.5 to 5.5
Input Level	TTL	TTL
Output Level	CMOS	CMOS
Output Drive (mA)		-24/24
No. of Gates	3	3
Static Current		0.02
tpd max (ns)		10

FEATURES

[Back to Top](#)

- Inputs Are TTL-Voltage Compatible
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- μ m Process
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (N) and Ceramic (J) DIPS

EPIC is a trademark of Texas Instruments Incorporated.

DESCRIPTION

[Back to Top](#)

The 'ACT10 contain three independent 3-input NAND gates. The devices perform the Boolean functions $Y = \overline{A \cdot B \cdot C}$ or $Y = \overline{A} + \overline{B} + \overline{C}$ in positive logic.

The SN54ACT10 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ACT10 is characterized for operation from -40°C to 85°C.

TECHNICAL DOCUMENTS

[Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

[Back to Top](#)

Full datasheet in Acrobat PDF: [sn74act10.pdf](#) (79 KB, Rev.A) (Updated: 04/01/1996)

APPLICATION NOTES

◀ Back to Top

View Application Notes for [Digital Logic](#)

- [CMOS Power Consumption and CPD Calculation \(Rev. B\)](#) (SCAA035B - Updated: 06/01/1997)
 - [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
 - [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
 - [Implications of Slow or Floating CMOS Inputs \(Rev. C\)](#) (SCBA004C - Updated: 02/01/1998)
 - [Using High Speed CMOS and Advanced CMOS in Systems With Multiple V_{cc}](#) (SCLA008 - Updated: 04/01/1996)

RELATED DOCUMENTS

 [Back to Top](#)

[View Related Documentation for Digital Logic](#)

- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
 - [Logic Selection Guide Second Half 2002 \(Rev. R\)](#) (SDYU001R, 4274 KB - Updated: 07/19/2002)
 - [Military Semiconductors Selection Guide 2002 \(Rev. B\)](#) (SGYC003B, 1648 KB - Updated: 04/22/2002)

SAMPLES

 [Back to Top](#)

<u>ORDERABLE DEVICE</u>	<u>PACKAGE INDUSTRY (TI)</u>	<u>PINS</u>	<u>TEMP (°C)</u>	<u>STATUS</u>	<u>PRODUCT CONTENT</u>	<u>SAMPLES</u>
SN74ACT10D	SOP (D)	14	-40 TO 85	ACTIVE	View Product Content	Request Samples
SN74ACT10DBR	SSOP (DB)	14	-40 TO 85	ACTIVE	View Product Content	Request Samples
SN74ACT10DR	SOP (D)	14	-40 TO 85	ACTIVE	View Product Content	Request Samples
SN74ACT10PWR	TSSOP (PW)	14	-40 TO 85	ACTIVE	View Product Content	Request Samples

PRICING/AVAILABILITY/PKG

DEVICE INFORMATION

<u>ORDERABLE DEVICE</u>	<u>STATUS</u>	<u>PACKAGE TYPE PINS</u>	<u>TEMP (°C)</u>	<u>PRODUCT CONTENT</u>	<u>BUDGETARY PRICING QTY SUS</u>	<u>STD PACK QTY</u>
SN74ACT10D	ACTIVE	SOP (D) 14	-40 TO 85	View Contents	1KU 0.20	50
SN74ACT10DBLE	OBSOLETE	SSOP (DB) 14	-40 TO 85	View Contents	1KU	
SN74ACT10DBR	ACTIVE	SSOP (DB) 14	-40 TO 85	View Contents	1KU 0.20	2000
SN74ACT10DR	ACTIVE	SOP (D) 14	-40 TO 85	View Contents	1KU 0.20	2500

 [Back to Top](#)

**TI INVENTORY STATUS
AS OF 3:00 PM GMT, 26 Sep 2002**

<u>IN STOCK</u>	<u>IN PROGRESS</u> QTY DATE	<u>LEAD TIME</u>
1250	>10k 07 Oct	8 WKS
	>10k 14 Oct	
	>10k 21 Oct	
<u>N/A*</u>		Not Available
<u>N/A*</u>	>10k 07 Oct	8 WKS
	>10k 21 Oct	
<u>N/A*</u>	>10k 04 Oct	8 WKS
	>10k 11 Oct	

**REPORTED DISTRIBUTOR INVENTORY
AS OF 3:00 PM GMT, 26 Sep 2002**

SN74ACT10N	ACTIVE	PDIP (N) 14	-40 TO 85	View Contents	1KU 0.20	25	>10k 18 Oct 6237 21 Oct	
							N/A* 17 23 Sep	6 WKS
							>10k 04 Oct	
							>10k 11 Oct	
							2032 18 Oct	
							>10k 25 Oct	
SN74ACT10NSR	ACTIVE	SOP (NS) 14		View Contents	1KU 0.21	2000	N/A* >10k 04 Oct	8 WKS
							>10k 11 Oct	
SN74ACT10PWLE	OBSOLETE	TSSOP (PW) 14	-40 TO 85	View Contents	1KU		N/A*	Not Available
SN74ACT10PWR	ACTIVE	TSSOP (PW) 14	-40 TO 85	View Contents	1KU 0.20	2000	N/A* >10k 03 Oct	8 WKS
							>10k 10 Oct	

Table Data Updated on: 9/26/2002