SCAS541B - OCTOBER 1995 - REVISED JUNE 1996

- 3-State Outputs Drive Bus Lines Directly
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- Package Options Include Plastic Small-Outline (DW) Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (N) and Ceramic (J) DIP Packages


description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops of the 'AC574 are D-type edge-triggered flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines in a bus-organized system without need for interface or pullup components.

SN54AC574 . . . J OR W PACKAGE SN74AC574 . . . DB, DW, N, OR PW PACKAGE (TOP VIEW)



SN54AC574 . . . FK PACKAGE (TOP VIEW)



OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AC574 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74AC574 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE (each flip-flop)

	INPUTS	OUTPUT	
OE	CLK	D	Q
L	↑	Н	Н
L	\uparrow	L	L
L	H or L	Χ	Q ₀
Н	X	Χ	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




SCAS541B - OCTOBER 1995 - REVISED JUNE 1996

logic symbol†

OE ΕN CLK - C1 2 19 1D 1D 1Q 3 18 2D 2Q 4 17 3D 3Q 5 16 4D 4Q 6 15 5D **5Q** 7 14 6D 6Q 8 13 7D **7Q** 9 12 8D 8Q

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{ K }(V_{ C }) = V_{ C }$	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC)}	
Continuous output current, I_O ($V_O = 0$ to V_{CC})	
Continuous current through V _{CC} or GND	±200 mA
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 2): DB package 0.6 W
	DW package 1.6 W
	N package 1.3 W
	PW package 0.7 W
Storage temperature range, T _{sto}	

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

recommended operating conditions (see Note 3)

			SN54	AC574	SN74	AC574	UNIT	
			MIN	MAX	MIN	MAX	UNII	
Vcc	Supply voltage		2	6	2	6	V	
		V _{CC} = 3 V	2.1		2.1			
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15		3.15		V	
	V _{CC} = 5.5 V	3.85		3.85				
		V _{CC} = 3 V		0.9		0.9		
V _{IL} Low-level	Low-level input voltage	$V_{CC} = 4.5V$		1.35		1.35	V	
		V _{CC} = 5.5 V		1.65		1.65		
٧ _I	Input voltage		0	VCC	0	Vcc	V	
٧o	Output voltage		0	VCC	0	VCC	V	
		V _{CC} = 3 V		-12		-12		
IOH	High-level output current	V _{CC} = 4.5 V		-24		-24	mA	
		V _{CC} = 5.5 V		-24		-24		
		V _{CC} = 3 V		12		12		
lOL	Low-level output current	V _{CC} = 4.5 V		24		24	mA	
		V _{CC} = 5.5 V		24		24		
Δt/Δν	Input transition rise or fall rate		0	8	0	8	ns/V	
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	Vaa	1	Γ _A = 25°(3	SN54	AC574	SN74/	AC574	UNIT	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
		3 V	2.9			2.9		2.9			
	I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4			
Vou		5.5 V	5.4			5.4		5.4		V	
VOH	$I_{OH} = -12 \text{ mA}$	3 V	2.56			2.4		2.46		V	
	I _{OH} = -24 mA	4.5 V	3.94			3.7		3.76			
		5.5 V	4.94			4.7		4.76			
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	٧	
		4.5 V			0.1		0.1		0.1		
V _{OL}		5.5 V			0.1		0.1		0.1		
VOL	$I_{OL} = 12 \text{ mA}$	3 V			0.36		0.5		0.44	V	
	I _{OL} = 24 mA	4.5 V			0.36		0.5		0.44		
	IOL - 24 IIIA	5.5 V			0.36		0.5		0.44		
IĮ	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ	
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±5		±2.5	μΑ	
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	μΑ	
Ci	V _I = V _{CC} or GND	5 V		4.5						pF	

SN54AC574, SN74AC574 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS541B - OCTOBER 1995 - REVISED JUNE 1996

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		C SN54AC574		SN74AC574		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, CLK high or low	6		7.5		7		ns
t _{su}	Setup time, data before CLK↑	2.5		6.5		3		ns
t _h	Hold time, data after CLK↑	1.5		2.5	,	1.5		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		SN54AC574		SN74AC574		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, CLK high or low	4		5		5		ns
t _{su}	Setup time, data before CLK↑	1.5		3.5		2		ns
t _h	Hold time, data after CLK↑	1.5		2.5		1.5		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	то	то	T _A = 25°C		SN54AC574		SN74A	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
fmax			75	112		55		60		MHz
^t PLH	CLK	Q	3.5	8.5	13.5	1	16.5	3.5	15	ns
t _{PHL}	CLK	Q	3.5	7.5	12	1	15	3.5	13.5	115
^t PZH	ŌĒ	Q	2.5	7	11	1	13	2.5	12	ns
t _{PZL}	OE	ά	3	6.5	10.5	1	12.5	3	11.5	115
^t PHZ	ŌĒ	Q	3.5	7.5	12	1	14	2.5	13	
t _{PLZ}	OE	γ	2	5.5	9	1	10.5	1.5	10	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	то	ТО	T,	4 = 25°C	;	SN54A	C574	SN74A	C574	UNIT
FARAWETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
f _{max}			95	153		85		85		MHz
t _{PLH}	CLK	Q	2	6	9.5	1.5	11.5	2	11	ns
t _{PHL}	CLK	γ	2	5.5	8.5	1.5	10.5	2	9.5	115
^t PZH	ŌĒ	Q	2	5	8.5	1.5	9.5	2	9	ns
t _{PZL}	OE	γ	2	5	8	1.5	9.5	1.5	9	115
^t PHZ	ŌĒ	Q	2	6	9.5	1.5	11.5	1.5	10.5	ns
t _{PLZ}	OE .	γ	1	4.5	7.5	1.5	9	1	8.5	115

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$


PARAMETER		TEST CON	TYP	UNIT	
C _{pd}	Power dissipation capacitance	C _L = 50 pF,	f = 1 MHz	40	pF





PARAMETER MEASUREMENT INFORMATION




TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	2×V _{CC}
tPHZ/tPZH	Open









NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

* Texas Instruments	THE WORLD	LEADER I	N DSP AND	ANALOG
Products	Development	t Tools	Applicati	ons 🔻
Search GO	☐ Advanced Search ☐ Tech Support	☐ TI Home ☐ Comments	□ TI&ME □ Site Map	□ Employment □ Tl Global

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS |
PRICING/AVAILABILITY | SAMPLES |
APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

SN74AC574, Octal D-Type Edge-Triggered Flip-Flops With 3-State Outputs

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN74AC574
Voltage Nodes (V)	5, 3.3
Vcc range (V)	2.0 to 6.0
Input Level	CMOS
Output Level	CMOS
Output Drive (mA)	-24/24
No. of Outputs	8
Static Current	0.04
th (ns)	1.5
tpd(max) (ns)	11
tsu (ns)	2
Logic	True

FEATURES Back to Top

- 3-State Outputs Drive Bus Lines Directly
- EPICTM (Enhanced-Performance Implanted CMOS) 1-μm Process
- Package Options Include Plastic Small-Outline (DW) Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (N) and Ceramic (J) DIP Packages

EPIC is a trademark of Texas Instruments Incorporated.

DESCRIPTION<u>Back to Top</u>

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 'AC574 are D-type edge-triggered flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable ($\overline{\mathsf{OE}}$) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines in a bus-organized system without need for interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AC574 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74AC574 is characterized for operation from -40°C to 85°C.

TECHNICAL DOCUMENTS

Back to Top

To view the following documents, Acrobat Reader 3.x is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET<u>Back to Top</u>

Full datasheet in Acrobat PDF: scas541b.pdf (99 KB) (Updated: 06/01/1996)

Full datasheet in Zipped PostScript: scas541b.psz (98 KB)

APPLICATION NOTES

Back to Top

View Application Reports for Digital Logic

- CMOS Power Consumption And CPD Calculation (SCAA035B Updated: 06/01/1997)
- Designing With Logic (SDYA009C Updated: 06/01/1997)
- Implications of Slow or Floating CMOS Inputs (SCBA004C Updated: 02/01/1998)
- <u>Input and Output Characteristics of Digital Integrated Circuits</u> (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- <u>Using High Speed CMOS And Advanced CMOS In Systems With Multiple Vcc</u> (SCLA008 Updated: 04/01/1996)

RELATED DOCUMENTS

■Back to Top

- <u>Documentation Rules (SAP) And Ordering Information</u> (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

SAMPLES ABack to Top

ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	TEMP (°C)	<u>STATUS</u>	<u>SAMPLES</u>
SN74AC574DW	<u>DW</u>	20	-40 TO 85	ACTIVE	Request Samples
SN74AC574PWLE	<u>PW</u>	20	-40 TO 85	OBSOLETE	

PRICING/AVAILA	BILITY			<u> ■Back to Top</u>			
ORDERABLE DEVICE			<u>STATUS</u>	BUDGETARY PRICE US\$/UNIT QTY=1000+	PACK QTY	PRICING/AVAILABILITY	
SN74AC574DBLE	<u>DB</u>	20	-40 TO 85	OBSOLETE			
SN74AC574DBR	<u>DB</u>	20	-40 TO 85	ACTIVE	0.53	2000	Check stock or order
SN74AC574DW	<u>DW</u>	20	-40 TO 85	ACTIVE	0.53	25	Check stock or order
SN74AC574DWR	<u>DW</u>	20	-40 TO 85	ACTIVE	0.57	2000	Check stock or order
SN74AC574N	<u>N</u>	20	-40 TO 85	ACTIVE	0.53	20	Check stock or order
SN74AC574PWLE	<u>PW</u>	20	-40 TO 85	OBSOLETE			

ACTIVE

2000

Check stock or order

0.53

Table Data Updated on: 11/14/2000

<u>PW</u>

20

SN74AC574PWR

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks</u> | <u>Privacy Policy</u> | <u>Important Notice</u>

-40 TO

85