# FAIRCHILD

SEMICONDUCTOR

# 74VHCT373A **Octal D-Type Latch with 3-STATE Outputs**

### **General Description**

The VHCT373A is an advanced high speed CMOS octal Dtype latch with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type latch is controlled by a latch enable input (LE) and an output enable input (OE). The latches appear transparent to data when latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. When the  $\overline{\text{OE}}$ input is HIGH, the eight outputs are in a high impedance state.

Protection circuits ensure that 0V to 7V can be applied to the input and output (Note 1) pins without regard to the supply voltage. This device can be used to interface 3V to 5V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages. Note 1: Outputs in OFF-State.

July 1997

# Features


- High speed: t<sub>PD</sub> = 7.7 ns (typ) at T<sub>A</sub> = 25°C
- High Noise Immunity:  $V_{IH} = 2.0V$ ,  $V_{IL} = 0.8V$
- Power Down Protection is provided on all inputs and outputs
- Low Power Dissipation:
- $I_{CC} = 4 \ \mu A \ (max) @ T_A = 25^{\circ}C$ Pin and Function Compatible with 74HCT373

# Ordering Code:

| Order Number  | Package Number | Package Description                                                         |
|---------------|----------------|-----------------------------------------------------------------------------|
| 74VHCT373AM   | M20B           | 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide   |
| 74VHCT373ASJ  | M20D           | 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide               |
| 74VHCT373AMTC | MTC20          | 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
| 74VHCT373AN   | N20A           | 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide       |

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

#### Logic Symbol



#### **Connection Diagram**

| OE -             | 1  | $\bigcirc$ | 20 - V <sub>CC</sub> |
|------------------|----|------------|----------------------|
| 0 <sub>0</sub> — | 2  |            | 19 — 0 <sub>7</sub>  |
| D <sub>0</sub> — | 3  |            | 18 D <sub>7</sub>    |
| D <sub>1</sub> — | 4  |            | 17 D <sub>6</sub>    |
| 0 <sub>1</sub> — | 5  |            | 16 - 0 <sub>6</sub>  |
| 0 <sub>2</sub> — | 6  |            | 15 - 0 <sub>5</sub>  |
| D <sub>2</sub> — | 7  |            | 14 D <sub>5</sub>    |
| D3 —             | 8  |            | 13 D <sub>4</sub>    |
| 0 <sub>3</sub> — | 9  |            | 12 04                |
| GND —            | 10 |            | 1 1 — LE             |
|                  |    |            |                      |

#### **Pin Descriptions**

| Pin Names                      | Description         |  |  |
|--------------------------------|---------------------|--|--|
| D <sub>0</sub> -D <sub>7</sub> | Data Inputs         |  |  |
| LE                             | Latch Enable Input  |  |  |
| OE                             | Output Enable Input |  |  |
| O <sub>0</sub> -O <sub>7</sub> | 3-STATE Outputs     |  |  |

www.fairchildsemi.com

#### **Functional Description**

The VHCT373A contains eight D-type latches with 3-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the  $D_n$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE standard outputs are controlled by the Output Enable ( $\overline{OE}$ ) input. When  $\overline{OE}$  is LOW, the standard outputs are in the 2-state mode. When  $\overline{OE}$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

#### **Truth Table**


|    | Inputs |                |                |  |  |  |
|----|--------|----------------|----------------|--|--|--|
| LE | OE     | D <sub>n</sub> | On             |  |  |  |
| Х  | н      | Х              | Z              |  |  |  |
| н  | L      | L              | L              |  |  |  |
| н  | L      | н              | н              |  |  |  |
| L  | L      | х              | O <sub>0</sub> |  |  |  |

H = HIGH Voltage Level

L = LOW Voltage Level Z = High Impedance

X = Immaterial

O<sub>0</sub> = Previous O<sub>0</sub> before HIGH-to-LOW transition of Latch Enable



#### Absolute Maximum Ratings(Note 2)

| Supply Voltage (V <sub>CC</sub> )                  | -0.5V to + 7.0V                   |
|----------------------------------------------------|-----------------------------------|
| DC Input Voltage (V <sub>IN</sub> )                | -0.5V to + 7.0V                   |
| DC Output Voltage (V <sub>OUT</sub> )              |                                   |
| (Note 3)                                           | $-0.5V$ to $V_{CC} + 0.5V$        |
| (Note 4)                                           | -0.5V to +7.0V                    |
| Input Diode Current (I <sub>IK</sub> )             | –20 mA                            |
| Output Diode Current (I <sub>OK</sub> )            |                                   |
| (Note 5)                                           | ±20 mA                            |
| DC Output Current (I <sub>OUT</sub> )              | ±25 mA                            |
| DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> ) | ±75 mA                            |
| Storage Temperature (T <sub>STG</sub> )            | $-65^{\circ}C$ to $+150^{\circ}C$ |
| Lead Temperature (TL)                              |                                   |
| (Soldering, 10 seconds)                            | 260°C                             |
|                                                    |                                   |

#### **Recommended Operating** Conditions (Note 6)

| Recommended Opera<br>Conditions (Note 6)  | ting                  | 74VHCT373A |
|-------------------------------------------|-----------------------|------------|
| Supply Voltage (V <sub>CC</sub> )         | 4.5V to + 5.5V        | H          |
| Input Voltage (V <sub>IN</sub> )          | 0V to + 5.5V          | 13         |
| Output Voltage (V <sub>OUT</sub> )        |                       | B<br>A     |
| (Note 3)                                  | 0V to V <sub>CC</sub> | -          |
| (Note 4)                                  | 0V to 5.5V            |            |
| Operating Temperature (T <sub>OPR</sub> ) | -40°C to +85°C        |            |
| Input Rise and Fall Time $(t_r, t_f)$     |                       |            |
| $V_{CC}=5.0\pm0.5V$                       | 0 ns/V ~ 20 ns/V      |            |

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading vari-ables. Fairchild does not recommend operation outside databook specifications.

Note 3: HIGH or LOW state.  $\mathbf{I}_{\text{OUT}}$  absolute maximum rating must be observed.

Note 4: When outputs are in OFF-State or when  $V_{CC} = \text{OV}.$ 

Note 5:  $V_{OUT} < GND, \ V_{OUT} > V_{CC}$  (Outputs Active).

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

# **DC Electrical Characteristics**

| Symbol           | Parameter                      | v <sub>cc</sub> |      | T <sub>A</sub> = +25°C | ;     | $T_A = -40^{\circ}$ | C to +85°C | Units | Conditions                                |
|------------------|--------------------------------|-----------------|------|------------------------|-------|---------------------|------------|-------|-------------------------------------------|
| Oymbol           | rarameter                      | (V)             | Min  | Тур                    | Max   | Min                 | Max        | onita | Conditions                                |
| V <sub>IH</sub>  | HIGH Level                     | 4.5             | 2.0  |                        |       | 2.0                 |            | v     |                                           |
|                  | Input Voltage                  | 5.5             | 2.0  |                        |       | 2.0                 |            | v     |                                           |
| V <sub>IL</sub>  | LOW Level                      | 4.5             |      |                        | 0.8   |                     | 0.8        | v     |                                           |
|                  | Input Voltage                  | 5.5             |      |                        | 0.8   |                     | 0.8        | v     |                                           |
| V <sub>OH</sub>  | HIGH Level                     | 4.5             | 4.40 | 4.50                   |       | 4.40                |            | V     | $V_{IN} = V_{IH}$ $I_{OH} = -50 \ \mu A$  |
|                  | Output Voltage                 | 4.5             | 3.94 |                        |       | 3.80                |            | V     | or $V_{IL}$ $I_{OH} = -8 \text{ mA}$      |
| V <sub>OL</sub>  | LOW Level                      | 4.5             |      | 0.0                    | 0.1   |                     | 0.1        | V     | $V_{IN} = V_{IH}$ $I_{OL} = 50 \ \mu A$   |
|                  | Output Voltage                 | 4.5             |      |                        | 0.36  |                     | 0.44       | V     | or V <sub>IL</sub> I <sub>OL</sub> = 8 mA |
| I <sub>OZ</sub>  | 3-STATE Output                 | 5.5             |      |                        | ±0.25 |                     | ±2.5       | μA    | $V_{IN} = V_{IH} \text{ or } V_{IL}$      |
|                  | OFF-State Current              | 5.5             |      |                        | ±0.25 |                     | ±2.5       | μА    | $V_{OUT} = V_{CC} \text{ or } GND$        |
| I <sub>IN</sub>  | Input Leakage Current          | 0 - 5.5         |      |                        | ±0.1  |                     | ±1.0       | μA    | V <sub>IN</sub> = 5.5V or GND             |
| I <sub>CC</sub>  | Quiescent Supply Current       | 5.5             |      |                        | 4.0   |                     | 40.0       | μA    | $V_{IN} = V_{CC}$ or GND                  |
| I <sub>CCT</sub> | Maximum I <sub>CC</sub> /Input | 5.5             |      |                        | 1.35  |                     | 1.50       | mA    | $V_{IN} = 3.4V$                           |
|                  |                                | 5.5             |      |                        | 1.55  |                     | 1.50       |       | Other Inputs = $V_{CC}$ or GND            |
| I <sub>OFF</sub> | Output Leakage Current         | 0.0             |      |                        | +0.5  |                     | +0.5       | μA    | $V_{OUT} = 5.5V$                          |
|                  | (Power Down State)             |                 |      |                        |       |                     |            |       |                                           |

### **Noise Characteristics**

| Symbol                       | Parameter                                    | V <sub>cc</sub> | T <sub>A</sub> = | + <b>25°C</b> | Units | Conditions             |  |
|------------------------------|----------------------------------------------|-----------------|------------------|---------------|-------|------------------------|--|
| Cymbol                       | i arameter                                   | (V)             | Тур              | Limits        | Onits | Conditions             |  |
| V <sub>OLP</sub><br>(Note 7) | Quiet Output Maximum Dynamic V <sub>OL</sub> | 5.0             | 1.2              | 1.6           | V     | C <sub>L</sub> = 50 pF |  |
| V <sub>OLV</sub><br>(Note 7) | Quiet Output Minimum Dynamic V <sub>OL</sub> | 5.0             | -1.2             | -1.6          | V     | C <sub>L</sub> = 50 pF |  |
| V <sub>IHD</sub><br>(Note 7) | Minimum HIGH Level Dynamic Input Voltage     | 5.0             |                  | 2.0           | V     | C <sub>L</sub> = 50 pF |  |
| V <sub>ILD</sub><br>(Note 7) | Maximum LOW Level Dynamic Input Voltage      | 5.0             |                  | 0.8           | V     | C <sub>L</sub> = 50 pF |  |
| Note 7: Par                  | ameter guaranteed by design.                 | 1               |                  |               |       | 1                      |  |

74VHCT373A

# **AC Electrical Characteristics**


| Symbol            | Parameter Propagation Delay Time | V <sub>cc</sub> | $T_A = +25^{\circ}C$ |      |      | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ |      | Units | Conditions             |                        |  |
|-------------------|----------------------------------|-----------------|----------------------|------|------|-----------------------------------------------|------|-------|------------------------|------------------------|--|
|                   |                                  | (V)             | Min                  | Тур  | Max  | Min                                           | Max  | onno  | conditions             |                        |  |
| t <sub>PLH</sub>  |                                  | $5.0 \pm 0.5$   | 7.7                  | 12.3 | 1.0  | 13.5                                          |      |       | $C_L = 15 \text{ pH}$  |                        |  |
| t <sub>PHL</sub>  | (LE to O <sub>n</sub> )          | $5.0 \pm 0.5$   |                      | 8.5  | 13.3 | 1.0                                           | 14.5 | ns    |                        | $C_L = 50 \text{ pl}$  |  |
| t <sub>PLH</sub>  | Propagation Delay Time           | $5.0 \pm 0.5$   |                      | 5.1  | 8.5  | 1.0                                           | 9.5  | ns    |                        | $C_L = 15 \text{ pH}$  |  |
| t <sub>PHL</sub>  | (D to O <sub>n</sub> )           | $5.0 \pm 0.5$   |                      | 5.9  | 9.5  | 1.0                                           | 10.5 | 115   |                        | $C_L = 50 \text{ pH}$  |  |
| t <sub>PZL</sub>  | 3-STATE Output Enable Time       | $5.0 \pm 0.5$   |                      | 6.3  | 10.9 | 1.0                                           | 12.5 | ns    | $R_L = 1 \ k\Omega$    | $C_L = 15 \text{ pH}$  |  |
| t <sub>PZH</sub>  |                                  | 5.0 ± 0.5       |                      | 7.1  | 11.9 | 1.0                                           | 13.5 | 115   |                        | $C_L = 50 \text{ pH}$  |  |
| t <sub>PLZ</sub>  | 3-STATE Output Disable Time      | $5.0\pm0.5$     |                      | 8.8  | 11.2 | 1.0                                           | 12.0 | ns    | $R_L = 1 \ k\Omega$    | $C_L = 50 \text{ pl}$  |  |
| t <sub>PHZ</sub>  |                                  |                 |                      |      |      |                                               |      | 115   |                        |                        |  |
| t <sub>OSLH</sub> | Output to Output Skew            | $5.0\pm0.5$     |                      |      | 1.0  |                                               | 1.0  |       | (Note 8)               |                        |  |
| t <sub>OSHL</sub> |                                  |                 |                      |      |      |                                               |      |       |                        |                        |  |
| CIN               | Input Capacitance                |                 |                      | 4    | 10   |                                               | 10   | pF    | V <sub>CC</sub> = Open |                        |  |
| C <sub>OUT</sub>  | Output Capacitance               |                 |                      | 6    |      |                                               |      | pF    | $V_{CC} = 5.0 V$       | V <sub>CC</sub> = 5.0V |  |
| C <sub>PD</sub>   | Power Dissipation Capacitance    |                 |                      | 25   |      |                                               |      | pF    | (Note 9)               |                        |  |

Note 8: Parameter guaranteed by design.  $t_{OSLH} = |t_{PLH} \max - t_{PLH} \min |$ ;  $t_{OSHL} = |t_{PHL} \max - t_{PHL} \min |$ 

Note 9: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC}$  (opr.) =  $C_{PD} \cdot V_{CC} \cdot f_{|N} + I_{CC}/8$  (per F/F).

### **AC Operating Requirements**


| Symbol             | Parameter                | V <sub>cc</sub> |     | $T_A = +25^{\circ}C$ |     | T <sub>A</sub> = -40° | Units |       |
|--------------------|--------------------------|-----------------|-----|----------------------|-----|-----------------------|-------|-------|
|                    |                          | (V)             | Min | Тур                  | Max | Min                   | Max   | onita |
| t <sub>W</sub> (H) | Minimum Pulse Width (LE) | $5.0\pm0.5$     | 6.5 |                      |     | 8.5                   |       | ns    |
| t <sub>S</sub>     | Minimum Set-Up Time      | $5.0\pm0.5$     | 1.5 |                      |     | 1.5                   |       | ns    |
| t <sub>H</sub>     | Minimum Hold Time        | $5.0\pm0.5$     | 3.5 |                      |     | 3.5                   |       | ns    |




74VHCT373A

5

www.fairchildsemi.com



www.fairchildsemi.com



This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.