











LM3642 ZHCSC02H - SEPTEMBER 2012-REVISED SEPTEMBER 2015

LM3642 具有高侧电流源的 1.5A 同步升压 LED 闪光灯驱动器

特性

- 适用于单 LED 的 1.5A 高侧电流源
- 手电筒模式(电流为 100mA)和闪存模式(电流为 1A 至 1.5A) 下的效率超过 85%
- 93mA 至 1.5A 精确可编程闪光灯 LED 电流
- 精确的可编程手电筒 LED 电流:
 - 48.4mA 至 375mA
 - 24mA 至 187mA (LT 选项)
- 小型解决方案尺寸: < 20mm²
- 用于电池保护的软启动运行
- 硬件选通脉冲使能
- 针对射频 (RF) 功率放大器脉冲事件的同步输入
- V_{IN} 闪光灯监视器优化
- 400kHz I²C 兼容接口
- 0.5mm 间距, 9 凸点芯片尺寸球状引脚栅格阵列 (DSBGA) 封装

2 应用

可拍照手机 LED 闪光灯

3 说明

LM3642 是一款适用于高电流白色 LED 的 4MHz 固定 频率同步升压转换器及 1.5A 恒流驱动器。高侧电流源 支持 LED 阴极接地操作,提供的闪光灯电流最高可达 1.5A。自适应调节方法可确保电流源持续处于可调节 状态,并且实现了效率最大化。

LM3642 由一个兼容 I2C 的接口控制。相关特性 包括 硬件闪光使能 (STROBE),允许通过逻辑输入触发闪 光灯脉冲,其 TX 输入可强制闪光灯脉冲进入低电流手 电筒模式,支持与 RF 功率放大器事件或其他高电流条 件实现同步。


该器件的开关频率为 4MHz, 具备过压保护和可调节限 流设置,因此可采用微型超薄电感和 10_µF 陶瓷电容。 该器件采用 9 凸点小型 DSBGA 封装,工作温度范围 为 -40°C 至 85°C。

器件信息(1)

器件型号	封装	封装尺寸 (最大值)
LM3642	DSBGA (9)	1.69mm x 1.64mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

简化电路原理图





1	特性	目录 1		7.5 Programming	10
2	应用			7.6 Register Map	
3	说明		8	Application and Implementation	
4	修订历史记录			8.1 Application Information	18
5	Pin Configuration and Functions			8.2 Typical Application	18
6	Specifications		9	Power Supply Recommendations	22
•	6.1 Absolute Maximum Ratings		10	Layout	22
	6.2 ESD Ratings			10.1 Layout Guidelines	
	6.3 Recommended Operating Conditions			10.2 Layout Example	
	6.4 Thermal Information		11	器件和文档支持	<mark>2</mark> 4
	6.5 Electrical Characteristics	5		11.1 器件支持	24
	6.6 Timing Requirements	6		11.2 文档支持	24
	6.7 Typical Characteristics			11.3 商标	24
7	Detailed Description	9		11.4 社区资源	<u>2</u> 4
	7.1 Overview			11.5 静电放电警告	24
	7.2 Functional Block Diagram	9		11.6 Glossary	
	7.3 Feature Description		12	机械、封装和可订购信息	<mark>2</mark> 4
	7.4 Device Functional Modes1	1			

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。


Changes from Revision G (December 2014) to Revision H	Page
 Changed Handling Ratings table to ESD Ratings table per SDS format; move Storage Temp to Abs Max table Added "If an I2C command is used to terminate the flash event, TI recommends selecting a flash time-out leve ms above the desired flash duration." to end of Flash Time-Out subsection 	l 100
Changes from Revision F (December 2013) to Revision G	Page
• 已添加 引脚配置和功能部分,处理额定值表,特性 描述 部分,器件功能模式,应用和实施部分,电源相关建议分,布局部分,器件和文档支持部分以及机械、封装和可订购信息部分	
Added updated full Thermal Information	4
Changes from Revision E (May 2013) to Revision F	Page
Deleted TX interrupt	9



5 Pin Configuration and Functions

YZR Package 9-Pin DSBGA Top View

Top View



Pin Functions

PIN		1/0	DESCRIPTION		
NO.	NAME	I/O	DESCRIPTION		
A1	OUT	Power	Step-up DC-DC converter output. Connect a 10-µF ceramic capacitor between this pin and GND.		
A2	SW	Power	Drain connection for internal NMOS and synchronous PMOS switches.		
А3	GND	Ground	Ground		
B1	LED	Output	High-side current source output for Flash LED.		
B2	STROBE	Input	Active high hardware Flash enable. Drive STROBE high to turn on Flash pulse. Has an internal pulldown resistor of 300 k Ω between STROBE and GND.		
В3	IN	Power	Input voltage connection. Connect IN to the input supply, and bypass to GND with a 10- μF or larger ceramic capacitor.		
C1	TX/TORCH	Input	Configurable power amplifier synchronization input or configurable active high Torch enable. Has an internal pulldown resistor of 300 k Ω between TX and GND.		
C2	SDA	Input/Output	Serial data input/output.		
C3	SCL	Input	Serial clock input.		



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)(3)

	MIN	MAX	UNIT
V _{IN} , V _{SW} ,V _{OUT}	-0.3	6	V
V _{SCL} , V _{SDA} , V _{STROBE} , V _{TX} , V _{LED}	-0.3	the lesser of (V _{IN} +0.3) w/ Vmax	V
Continuous power dissipation ⁽⁴⁾		Internally limited	
Junction temperature (T _{J-MAX})		150	°C
Maximum lead temperature (soldering)		See ⁽⁵⁾	
Storage temperature, T _{stg}	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) If Military/Aerospace specified devices are required, contact the TI Sales Office/Distributors for availability and specifications.
- (4) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T_J=150°C (typical) and disengages at T_J = 135°C (typical). Thermal shutdown is verified by design.
- (5) For detailed soldering specifications and information, refer to Texas Instruments Application Note 1112: DSBGA Wafer Level Chip Scale Package (SNVA009).

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
V _{IN}	2.5	5.5	V
Junction temperature (T _J)	-40	125	°C
Ambient temperature (T _A) ⁽²⁾	-40	85	°C

- (1) All voltages are with respect to the potential at the GND pin.
- (2) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX-OP} = 125°C), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to-ambient thermal resistance of the part/package in the application (R_{θJA}), as given by the following equation: T_{A-MAX} = T_{J-MAX-OP} (R_{θJA} × P_{D-MAX}).

6.4 Thermal Information

		LM3642	
	THERMAL METRIC ⁽¹⁾	YZR (DSBGA)	UNIT
		9 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	100.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	16.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	16.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

MIN and MAX limits apply over the full operating ambient temperature range ($-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$). Unless otherwise specified, $T_{A} = 25^{\circ}\text{C}$, $V_{IN} = 3.6 \text{ V}$. (1)(2)

	PARAMETER	TEST CONDITIO	ONS	MIN	TYP	MAX	UNIT
CURREN	IT SOURCE SPECIFICATIONS						
		1-A flash, V _{OUT} = 4 V		-6%	1.04	6%	Α
		1.5-A flash, V _{OUT} = 4 V		-8%	1.5	8%	Α
I _{LED} Current source accur	Current source accuracy	24-mA torch, V _{OUT} = 4 V (LM3642-LT)		-10%	24	10%	mA
		48.4 mA Torch, V _{OUT} = 4 V		-10%	48.4	10%	mA
\/	Current source regulation	I _{LED} = 1.5 A	Flash		275	12%	mV
V_{HR}	voltage	$I_{LED} = 24 \text{ mA}/48.4 \text{ mA}$	Torch		150	15%	IIIV
\/	Output overvoltage protection	ON threshold		-2.8%	5	2.2%	V
V_{OVP}	trip point	OFF threshold		-2.7%	4.88	2.3%	V
STEP-UP	DC-DC CONVERTER SPECIFICA	TIONS					
R _{PMOS}	PMOS switch on-resistance	I _{PMOS} = 1 A			120		O
R _{NMOS}	NMOS switch on-resistance	I _{NMOS} = 1 A			90		mΩ
	Lancest accommentation is			-17%	1.6	6 15%	
I _{CL}	Input current limit			-17%	1.88	15%	Α
V_{IVFM}	Input voltage flash monitor trip threshold				2.9	3.2%	V
UVLO	Undervoltage threhold	Falling V _{IN}		-4%	2.8	4%	V
$f_{\sf SW}$	Switching frequency			-9%	4	9%	MHz
IQ	Quiescent supply current	Device not switching pass r	node		0.75		mA
I _{SB}	Standby supply current	Device disabled 2.5 V ≤ V _{IN}	ı ≤ 5.5 V		1.6	4	μΑ
t_{TX}	Flash-to-torch LED current settling time	TX low to high I _{LED} = 1.5 A to 24 mA/48.4	mA		4		μs
STROBE	, TX VOLTAGE SPECIFICATIONS	•				·	
V _{IL}	Input logic low	2.5 V ≤ V _{IN} ≤ 5.5 V		0		0.4	V
V _{IH}	Input logic high	2.5 V ≤ V _{IN} ≤ 5.5 V		1.2		V_{IN}	V
I ² C-COM	PATIBLE INTERFACE SPECIFICA	TIONS (SCL, SDA)					
V _{IL}	Input logic low	2.5 V ≤ V _{IN} ≤ 5.5 V		0		0.4	V
V _{IH}	Input logic high	2.5 V ≤ V _{IN} ≤ 4.2 V				V _{IN}	V
V _{OL}	Output logic low	I _{LOAD} = 3 mA				400	mV

⁽¹⁾ All voltages are with respect to the potential at the GND pin.

⁽²⁾ Minimum (Min) and Maximum (Max) limits are specified by design, test, or statistical analysis. Typical (Typ) numbers are not verified, but do represent the most likely norm. Unless otherwise specified, conditions for typical specifications are: V_{IN} = 3.6 V and T_A = 25°C.



6.6 Timing Requirements

See Figure 1.

		MIN	NOM MAX	UNIT
t ₁	SCL clock frequency	2.4		ns
t ₂	Data In setup time to SCL High	100		ns
t ₃	Data out stable after SCL Low	0		ns
t ₄	SDA low setup time to SCL low (start)	100		ns
t ₅	SDA high hold time after SCL high (stop)	100		ns




Figure 1. I²C-Compatible Interface Specifications



6.7 Typical Characteristics




Figure 10. Average Input Current Limit vs. VIN

 $V_{LED} = 3.8 \text{ V}, I_{IN} \text{ Setting} = 1.9 \text{ A}$

TEXAS INSTRUMENTS

Typical Characteristics (continued)




Figure 11. Switching Frequency vs. V_{IN} $V_{LED} = 3.8 \text{ V}$



7 Detailed Description

7.1 Overview


The LM3642 is a high-power white LED flash driver capable of delivering up to 1.5 A into a single high-powered LED. The device incorporates a 4-MHz constant frequency-synchronous current-mode PWM boost converter and a single high-side current source to regulate the LED current over the 2.5-V to 5.5-V input voltage range.

The LM3642 PWM converter switches and maintains at least V_{HR} across the current source (LED). This minimum headroom voltage ensures that the current source remains in regulation. If the input voltage is above the LED voltage + current source headroom voltage, the device does not switch and turns the PFET on continuously (Pass Mode). In Pass Mode the difference between $(V_{IN} - I_{LED} \times R_{PMOS})$ and the voltage across the LED is dropped across the current source.

The LM3642 has two logic inputs including a hardware Flash Enable (STROBE) and a Flash Interrupt input (TX/TORCH) designed to interrupt the flash pulse during high battery current conditions. Both logic inputs have internal $300-k\Omega$ (typical) pulldown resistors to GND.

Control of the LM3642 is done via an I^2C -compatible interface. This includes adjustment of the Flash and Torch current levels, changing the Flash Timeout Duration and changing the switch current limit. Additionally, there are flag and status bits that indicate flash current time-out, LED failure (open/short), device thermal shutdown, and V_{IN} undervoltage conditions.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Power Amplifier Synchronization (TX/TORCH)

The TX pin is a Power Amplifier Synchronization input. This is designed to reduce the flash LED current and thus limit the battery current during high battery current conditions such as PA transmit events. When the LM3642 is engaged in a Flash event, and the TX pin is pulled high, the LED current is forced into Torch Mode at the programmed Torch current setting. If the TX pin is then pulled low before the Flash pulse terminates, the LED current will return to the previous Flash current level. At the end of the Flash time-out whether the TX pin is high or low, the LED current will turn off.

7.3.2 Input Voltage Flash Monitor (IVFM)

The LM3642 has the ability to adjust the flash current based upon the voltage level present at the IN pin utilizing an Input Voltage Flash Monitor. Upon an IVFM event, the set voltage threshold from the IVFM Mode Register sets the input voltage boundary that forces the LM3642 to stop ramping the flash current during start-up (Stop and Hold Mode).

7.3.3 Fault and Protections

7.3.3.1 Fault Operation

Upon entering a fault condition, the LM3642 will set the appropriate flag in the Flags Register.

7.3.3.2 Flash Time-Out

The Flash Time-Out period sets the amount of time that the Flash Current is being sourced from the current source (LED). The LM3642 has 8 time-out levels ranging 100 ms to 800 ms in 100-ms steps. The Flash Time-Out period is controlled in the *Flash Features Register* (0x08). Flash Time-Out only applies to the Flash Mode operation. The mode bits in the Enable Register (0x0A) are cleared upon a Flash Time-out.

If an I²C command is used to terminate the flash event, TI recommends selecting a flash time-out level 100 ms above the desired flash duration.

7.3.3.3 Overvoltage Protection (OVP)

The output voltage is limited to typically 5 V (see V_{OVP} in *Electrical Characteristics*). In situations such as an open LED, the LM3642 will raise the output voltage in order to keep the LED current at its target value. When V_{OUT} reaches 5 V (typ.) the overvoltage comparator will trip and turn off the internal NFET. When V_{OUT} falls below the V_{OVP} Off Threshold, the LM3642 begins switching again. The mode bits in the Enable Register are not cleared upon an OVP.

7.3.3.4 Current Limit

The LM3642 features selectable inductor current limits that are programmable through the Flash Feature Register of the I²C-compatible interface. When the inductor current limit is reached, the LM3642 will terminate the charging phase of the switching cycle.

Since the current limit is sensed in the NMOS switch, there is no mechanism to limit the current when the device operates in Pass Mode. In Boost Mode or Pass Mode if V_{OUT} falls below 2.3 V, the part stops switching, and the PFET operates as a current source limiting the current to 300 mA. This prevents damage to the LM3642 and excessive current draw from the battery during output short-circuit conditions. The mode bits in the Enable Register (0x0A) are not cleared upon a Current Limit event.

NOTE

Pulling additional current from the V_{OUT} node during normal operation is not recommended.



Feature Description (continued)

7.3.3.5 Undervoltage Lockout (UVLO)

The LM3642 has an internal comparator that monitors the voltage at IN which will force the LM3642 into shutdown if the input voltage drops to 2.8 V. If the UVLO monitor threshold is tripped, the UVLO flag bit will be set in the Flags Register. If the input voltage rises above 2.8 V, the LM3642 will not be available for operation until there is an I²C read command initiated for the Flags Register. Upon a read, the flag register will be cleared, and normal operation can resume. This feature can be disabled by writing a '0' to the UVLO EN bit in the Input Voltage Flash Monitor Register. The mode bits in the Enable Register are cleared upon a UVLO event.

7.3.3.6 Thermal Shutdown (TSD)

When the LM3642 device's die temperature reaches 150°C the boost converter shuts down, and the NFET and PFET turn off, as does the current source (LED). When the thermal shutdown threshold is tripped, a '1' gets written to the corresponding bit of the Flags Register (Thermal Shutdown bit), and the LM3642 will go into standby. The LM3642 will only be allowed to restart after the Flags Register is read, clearing the fault flag. Upon restart, if the die temperature is still above 150°C, the LM3642 will reset the fault flag and re-enter standby. The mode bits in the Enable Register are cleared upon a TSD.

7.3.3.7 LED and/or V_{OUT} Fault

The LED Fault flag in the Flags Register reads back a '1' if the part is active in Flash or Torch Mode and the LED output or the V_{OUT} node experiences short condition. The LM3642 determines an LED open condition if the OVP threshold is crossed at the OUT pin while the device is in Flash or Torch Mode. An LED short condition is determined if the voltage at LED goes below 500 mV (typ.) while the device is in Torch or Flash Mode. There is a delay of 256- μ s deglitch time before the LED flag is valid and 2.048 ms before the V_{OUT} flag is valid. This delay is the time between when the Flash or Torch current is triggered and when the LED voltage and the output voltage is sampled. The LED flag can be reset by reading back the flags register. The mode bits in the Enable Register are cleared upon an LED and/or V_{OUT} fault.

7.4 Device Functional Modes

7.4.1 Start-up (Enabling the Device)

Turnon of the LM3642 Torch and Flash Modes can be done through the Enable Register. On start-up, when V_{OUT} is less than V_{IN} the internal synchronous PFET turns on as a current source and delivers 350 mA (typ.) to the output capacitor. During this time the current source (LED) is off. When the voltage across the output capacitor reaches 2.2V (typ.), the current source will turn on. At turnon the current source will step through each Flash or Torch level until the target LED current is reached. This gives the device a controlled turnon and limits inrush current from the V_{IN} supply.

7.4.2 Pass Mode

The LM3642 starts up in Pass Mode and stays there until Boost Mode is needed to maintain regulation. If the voltage difference between V_{OUT} and V_{LED} falls below V_{HR} , the device switches to Boost Mode. In Pass Mode the boost converter does not switch and the synchronous PFET turns fully on bringing V_{OUT} up to $V_{IN} - I_{LED} \times R_{PMOS}$. In Pass Mode the inductor current is not limited by the peak current limit. In this situation the output current must be limited to 2 A.

7.4.3 Flash Mode

In Flash Mode, the LED current source (LED) provides 16 target current levels from 93.75 mA to 1500 mA. The Flash currents are adjusted via the Current Control Register. Flash Mode is activated by the Enable Register, or by pulling the STROBE pin HIGH. Once the Flash sequence is activated the current source (LED) will ramp up to the programmed Flash current by stepping through all current steps until the programmed current is reached.

When the part is enabled in the Flash Mode through the Enable Register, all mode bits in the Enable Register are cleared after a flash time-out event.

Table 1 shows the I²C commands and the state of the mode bits, if the STROBE pin is used to enable the Flash Mode.



Device Functional Modes (continued)

Table 1. Status of Mode Bits

MODE CHANGE REQUIRED	STATUS OF MODE BITS IN THE ENABLE REGISTER AFTER A FLASH
0 00	Mode bits are cleared after a single flash. To reflash, 0x23 will have to be written to 0x0A.

7.4.4 Torch Mode

In Torch Mode, the current source (LED) is programmed via the Current Control Register. Torch Mode is activated by the Enable Register and/or by Enabling the part in TX/Torch pin configuration. Once the Torch Mode is enabled the current source will ramp up to the programmed Torch current level. The Ramp-Up and Ramp-Down times are independently adjustable via the Torch Ramp Register. Torch Mode is not affected by Flash Timeout. In the LM3642, the programmable torch current ranges from 48.4 mA to 375 mA. With the LM3642LT option, the programmable torch current ranges from 24 mA to 187 mA.

7.4.5 Indicator Mode

This mode is activated by the Enable Register. The LM3642 can be programmed to a current level that is 1/8th the torch current value in the Current Control Register. LM3642LT has only one setting of indicator current at 5 mA.

7.5 Programming

7.5.1 I²C-Compatible Interface

7.5.1.1 Data Validity

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when SCL is LOW.




Figure 12. Data Validity Diagram

A pullup resistor between the controller's VIO line and SDA must be greater than [(VIO – V_{OL}) / 3 mA] to meet the V_{OL} requirement on SDA. Using a larger pullup resistor results in lower switching current with slower edges, while using a smaller pullup results in higher switching currents with faster edges.

7.5.1.2 Start and Stop Conditions

START and STOP conditions classify the beginning and the end of the I²C session. A START condition is defined as SDA signal transitioning from HIGH to LOW while SCL line is HIGH. A STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The I²C master always generates START and STOP conditions. The I²C bus is considered to be busy after a START condition and free after a STOP condition. During data transmission, the I²C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise.



Programming (continued)





Figure 13. Start and Stop Conditions

7.5.1.3 Transferring Data

Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The master releases the SDA line (HIGH) during the acknowledge clock pulse. The LM3642 pulls down the SDA line during the 9th clock pulse, signifying an acknowledge. The LM3642 generates an acknowledge after each byte is received. There is no acknowledge created after data is read from the LM3642.

After the START condition, the I²C master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W). The LM3642 7-bit address is 0x63. For the eighth bit, a '0' indicates a WRITE and a '1' indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.



w = write (SDA = "0")

r = read (SDA = "1")

ack = acknowledge (SDA pulled down by either master or slave)

id = chip address, 63h for LM3642

Figure 14. Write Cycle

7.5.1.4 PC-Compatible Chip Address

The device address for the LM3642 is 1100011 (63). After the START condition, the I²C-compatible master sends the 7-bit address followed by an eighth read or write bit (R/W). R/W = 0 indicates a WRITE, and R/W = 1 indicates a READ. The second byte following the device address selects the register address to which the data will be written. The third byte contains the data for the selected register.




Figure 15. I²C-Compatible Device Address



Programming (continued)

7.5.1.5 Transferring Data

Every byte on the SDA line must be eight bits long, with the most significant bit (MSB) transferred first. Each byte of data must be followed by an acknowledge bit (ACK). The acknowledge related clock pulse (9th clock pulse) is generated by the master. The master releases SDA (HIGH) during the 9th clock pulse. The LM3642 pulls down SDA during the 9th clock pulse, signifying an acknowledge. An acknowledge is generated after each byte has been received.



7.6 Register Map

7.6.1 Register Descriptions

Register Name	Internal Hex Address	Power On/RESET Value
Enable Register	0x0A	00
Flags Register	0x0B	00
Flash Features Register	0x08	52
Current Control Register	0x09	0F
IVFM Mode Register	0x01	80
Torch Ramp Time Register	0x06	00
Silicon Revision Register (LM3642)	0x00	00
Silicon Revision Register (LM3642LT)	0x00	01

7.6.1.1 Enable Register (0x0A)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IVFM 0 = Disabled (default) 1 = Stop and Hold Mode	TX Pin Enable 0 = Disabled (default) 1 = Enabled	Strobe Pin Enable 0 = Disabled (default) 1 = Enabled	Torch Pin Enable 0 = Disabled (default) 1 = Enabled	RFU	RFU	00 = Stand 01 = Ir 10 =	s: M1, M0 lby (default) ndicator Torch Flash

7.6.1.2 Flags Register (0x0B)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RFU	RFU	IVFM	UVLO Flag	OVP Flag	LED or V _{OUT} Short Flag	Thermal Shutdown Fault	Timeout Flag

IVFM down threshold crossed.

UVLO Fault UVLO Threshold crossed.

OVP Flag Over-voltage Protection tripped. Open Output cap or open LED.

LED Short Fault LED Short detected.

Thermal Shutdown Fault LM3642 die temperature reached thermal shutdown value.

Time-Out Flag Flash Timer tripped.

NOTE

Faults require a read-back of the "Flags Register" to resume operation. Flags report an event occurred, but do not inhibit future functionality. A read-back of the Flags Register will only get updated again if the fault or flags is still present upon a restart.

7.6.1.3 Flash Features Register (0x08)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RFU	Inductor Current Limit 0 = 1.6 A 1 = 1.88 A (default)	01	Flash Ramp Tir 000 = 256 µs 001 = 512 µs 0 = 1.024 ms (de 011 = 2.048 m: 100 = 4.096 m: 101 = 8.192 m: 110 = 16.384 m: 111 = 32.768 m:	ofault) s s s s		Flash Time-Out Time 000 = 100 ms 001 = 200 ms 10 = 300 ms (defa 011 = 400 ms 100 = 500 ms 101 = 600 ms 110 = 700 ms 111 = 800 ms	me



7.6.1.4 Current Control Register (0x09)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RFU	000 = 48. 001 = 9 010 = 14 011 = 1 100 = 23 101 = 28 110 = 32	Current (LM3642 4 mA (default) (24 3.74 mA (46.87 n 0.63 mA (70.315 87.5 mA (93.25 n 4.38 mA (117.19 1.25 mA (140.625 3.13 mA (164.075 375 mA (187.5 m	4 mA) nA) mA) nA) nA) mA) mA) mA) s mA) s mA)		0000 = 0001 = 0001 = 0010 = 2 0011 = 0100 = 4 0101 = 6 0111 = 1000 = 8 1001 = 1100 = 1100 = 1100 = 1100 = 1100 = 11100 = 11100 = 11100 = 11100 = 11110	Current 93.75 mA 187.5 mA 281.25 mA 281.25 mA 668.75 mA 562.5 mA 750 mA 343.75 mA 937.5 mA 031.25 mA 1125 mA 1312.5 mA 1312.5 mA	

7.6.1.5 Input Voltage Flash Monitor (IVFM) Mode Register (0x01)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UVLO 0 = Disabled 1= Enabled (default)	RF	FU		M-D (Down) Thresh 000 = 2.9 V (default) 001 = 3.0 V 010 = 3.1 V 011 = 3.2 V 100 = 3.3 V 101 = 3.4 V 110 = 3.5 V 111 = 3.6 V		RI	- U

Stop and Hold Mode: Stops Current Ramp and Holds the level for the remaining flash if V_{IN} crosses IVM-D Line. Sets IVFM Flag in Flags Register upon crossing IVM-D Line.

UVLO EN: If enabled and VIN drops below 2.8 V, the LM3642 will enter standby and set the UVLO flag in the Flags Register. Enabled = '1', Disabled = '0'




Figure 16. Stop and Hold Mode



7.6.1.6 Torch Ramp Time Register (0x06)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1)	Bit 0
RFU	RFU		orch Ramp-Up T 000 = 16 ms (defa 001 = 32 ms 010 = 64 ms 011 = 128 ms 100 = 256 ms 101 = 512 ms 110 = 1.024s 111 = 2.048s	ault)		rch Ramp-Down 200 = 16 ms (defau 001 = 32 ms 010 = 64 ms 011 = 128 ms 100 = 256 ms 101 = 512 ms 110 = 1.024s 111 = 2.048s	

7.6.1.7 Silicon Revision Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	•	RFU			000 = LM3642			



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LM3642 can drive one flash LED at currents up to 1.5 A. The 4-MHz DC-DC boost regulator allows for the use of small value discrete external components.

8.2 Typical Application




Figure 17. Typical Application Circuit

8.2.1 Design Requirements

Example requirements based on default register values:

Table 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	2.5 V to 5.5 V
Brightness control	I2C Register
LED configuration	1 Flash LED
Boost switching frequency	4 MHz
Flash brightness	1.5 A maximum

Table 3. Application Circuit Component List

COMPONENT	MANUFACTUR ER	VALUE	PART NUMBER	SIZE	CURRENT/VOLTAGE RATING (RESISTANCE)	
L	TOKO	1 µH	DFE201610C	2 mm × 1.6 mm × 1 mm	2.5 A	
COUT	Musete 40.15		CDM400De0 HOCM	1.6 mm × 0.8 mm × 0.8 mm	0.01/	
CIN	Murata	10 μF	GRM188R60J106M	(0603)	6.3 V	
LED	Lumiled		PWF-4		VF = 3.6 V, @1.5 A	



8.2.2 Detailed Design Procedure

8.2.2.1 Output Capacitor Selection

The LM3642 is designed to operate with at least a 10-µF ceramic output capacitor. When the boost converter is running the output capacitor supplies the load current during the boost converter's on-time. When the NMOS switch turns off the inductor energy is discharged through the internal PMOS switch, supplying power to the load and restoring charge to the output capacitor. This causes a sag in the output voltage during the on-time and a rise in the output voltage during the off-time. The output capacitor is therefore chosen to limit the output ripple to an acceptable level depending on load current and input/output voltage differentials and also to ensure the converter remains stable.

For proper operation the output capacitor must be at least a 10- μ F ceramic. Larger capacitors such as a 22- μ F capacitor or capacitors in parallel can be used if lower output voltage ripple is desired. To estimate the output voltage ripple considering the ripple due to capacitor discharge (ΔV_Q) and the ripple due to the capacitors ESR (ΔV_{ESR}) use the following equations:

For continuous conduction mode, the output voltage ripple due to the capacitor discharge is:

$$\Delta V_{Q} = \frac{I_{LED} \times (V_{OUT} - V_{IN})}{f_{SW} \times V_{OUT} \times C_{OUT}}$$
(1)

The output voltage ripple due to the output capacitors ESR is found by:

$$\Delta V_{ESR} = R_{ESR} x \left(\frac{I_{LED} x V_{OUT}}{V_{IN}} \right) + \Delta I_{L}$$
where
$$\Delta I_{L} = \frac{V_{IN} x \left(V_{OUT} - V_{IN} \right)}{2 x f_{SW} x L x V_{OUT}}$$
(2)

In ceramic capacitors the ESR is very low so a close approximation is to assume that 80% of the output voltage ripple is due to capacitor discharge and 20% from ESR. Table 4 lists different manufacturers for various output capacitors and their case sizes suitable for use with the LM3642.

8.2.2.2 Input Capacitor Selection

Choosing the correct size and type of input capacitor helps minimize the voltage ripple caused by the switching of the LM3642 device's boost converter, and reduces noise on the boost converter's input terminal that can feed through and disrupt internal analog signals. In the typical application circuit a 10-µF ceramic input capacitor works well. It is important to place the input capacitor as close as possible to the LM3642 device's input (IN) pin. This reduces the series resistance and inductance that can inject noise into the device due to the input switching currents. Table 4 lists various input capacitors that are recommended for use with the LM3642.

Table 4. Recommended Input and Output Capacitors (X5R/X7R Dielectric)

MANUFACTURER	PART NUMBER	VALUE	CASE SIZE	VOLTAGE RATING
TDK Corporation	C1608JB0J106M	10 μF	0603 (1.6 mm × 0.8 mm × 0.8 mm)	6.3 V
TDK Corporation	C2012JB1A106M	10 μF	0805 (2 mm × 1.25 mm × 1.25 mm)	10 V
TDK Corporation	C2012JB0J226M	22 µF	0805 (2 mm × 1.25 mm × 1.25 mm)	6.3 V
Murata	GRM188R60J106M	10 μF	0603 (1.6 mm × 0.8 mm × 0.8 mm)	6.3 V
Murata	GRM21BR61A106KE19	10 μF	0805 (2 mm × 1.25 mm × 1.25 mm)	10 V
Murata	GRM21BR60J226ME39L	22 µF	0805 (2 mm × 1.25 mm × 1.25 mm)	6.3 V

8.2.2.3 Inductor Selection

The LM3642 is designed to use a $1-\mu H$ or $0.47-\mu H$ inductor. Table 5 lists various inductors and their manufacturers that can work well with the LM3642. When the device is boosting ($V_{OUT} > V_{IN}$) the inductor will typically be the largest area of efficiency loss in the circuit. Therefore, choosing an inductor with the lowest possible series resistance is important. Additionally, the saturation rating of the inductor should be greater than the maximum operating peak current of the LM3642. This prevents excess efficiency loss that can occur with inductors that operate in saturation. For proper inductor operation and circuit performance, ensure that the inductor saturation and the peak current limit setting of the LM3642 are greater than I_{PEAK} in the following calculation:




$$I_{PEAK} = \frac{I_{LOAD}}{\eta} \times \frac{V_{OUT}}{V_{IN}} + \Delta I_{L} \quad \text{where} \quad \Delta I_{L} = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{2 \times f_{SW} \times L \times V_{OUT}}$$
(3)

where $f_{\rm SW}$ = 4 MHz, and efficiency can be found in the *Typical Characteristics* plots.


Table 5. Recommended Inductors

MANUFACTURER	L	PART NUMBER	DIMENSIONS (L×W×H)	I _{SAT}	R _{DC}
TOKO	1 µH	DFE252010C	2.5 mm × 2 mm × 1 mm	2.7 A	78 mΩ
TOKO	1 μH	DFE252012C	2.5 mm × 2 mm × 1.2 mm	3 A	59 mΩ
TOKO	0.47 µH	DFE201612C	2 mm × 1.6 mm × 1.2 mm	3.4 A	82 mΩ
TOKO	1 μH	DFE201610C	2 mm × 1.6 mm × 1 mm	2.5 A	79 mΩ

8.2.3 Application Curves









9 Power Supply Recommendations

The LM3642 is designed to operate from an input voltage supply range between 2.5 V and 5.5 V. This input supply must be well regulated and capable to supply the required input current. If the input supply is located far from the LM3642 additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

10 Layout

10.1 Layout Guidelines

The high switching frequency and large switching currents of the LM3642 make the choice of layout important. The following steps should be used as a reference to ensure the device is stable and maintains proper LED current regulation across its intended operating voltage and current range.

- 1. Place C_{IN} on the top layer (same layer as the LM3642 and as close to the device as possible. The input capacitor conducts the driver currents during the low side MOSFET turn-on and turn-off and can see current spikes over 1 A in amplitude. Connecting the input capacitor through short wide traces to both the IN and GND pins will reduce the inductive voltage spikes that occur during switching and which can corrupt the V_{IN} line.
- 2. Place C_{OUT} on the top layer (same layer as the LM3642) and as close as possible to the OUT and GND pin. The returns for both C_{IN} and C_{OUT} should come together at one point, and as close to the GND pin as possible. Connecting C_{OUT} through short wide traces will reduce the series inductance on the OUT and GND pins that can corrupt the V_{OUT} and GND line and cause excessive noise in the device and surrounding circuitry.
- 3. Connect the inductor on the top layer close to the SW pin. There should be a low-impedance connection from the inductor to SW due to the large DC inductor current, and at the same time the area occupied by the SW node should be small so as to reduce the capacitive coupling of the high dV/dt present at SW that can couple into nearby traces.
- 4. Avoid routing logic traces near the SW node so as to avoid any capacitively coupled voltages from SW onto any high-impedance logic lines such as STROBE, SDA, and SCL. A good approach is to insert an inner layer GND plane underneath the SW node and between any nearby routed traces. This creates a shield from the electric field generated at SW.
- 5. Terminate the Flash LED cathodes directly to the GND pin of the LM3642. If possible, route the LED returns with a dedicated path so as to keep the high amplitude LED currents out of the GND plane. For Flash LEDs that are routed relatively far away from the LM3642, a good approach is to sandwich the forward and return current paths over the top of each other on two layers. This will help in reducing the inductance of the LED current paths.



10.2 Layout Example




Figure 27. Typical Layout of LM3642



11 器件和文档支持

11.1 器件支持

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 文档支持

11.2.1 相关文档

相关文档如下:

德州仪器 (TI) 应用手册 1112: 《DSBGA 晶圆级芯片规模封装》(文献编号: SNVA009)。

11.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LM3642TLE-LT/NOPB	ACTIVE	DSBGA	YZR	9	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(D2, D4)	Samples
LM3642TLE/NOPB	ACTIVE	DSBGA	YZR	9	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	D2	Samples
LM3642TLX-LT/NOPB	ACTIVE	DSBGA	YZR	9	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(D2, D4)	Samples
LM3642TLX/NOPB	ACTIVE	DSBGA	YZR	9	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	D2	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Oct-2021

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3642TLE-LT/NOPB	DSBGA	YZR	9	250	178.0	8.4	1.78	1.78	0.76	4.0	8.0	Q1
LM3642TLE/NOPB	DSBGA	YZR	9	250	178.0	8.4	1.78	1.78	0.76	4.0	8.0	Q1
LM3642TLX-LT/NOPB	DSBGA	YZR	9	3000	178.0	8.4	1.78	1.78	0.76	4.0	8.0	Q1
LM3642TLX/NOPB	DSBGA	YZR	9	3000	178.0	8.4	1.78	1.78	0.76	4.0	8.0	Q1

www.ti.com 20-Oct-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3642TLE-LT/NOPB	DSBGA	YZR	9	250	208.0	191.0	35.0
LM3642TLE/NOPB	DSBGA	YZR	9	250	208.0	191.0	35.0
LM3642TLX-LT/NOPB	DSBGA	YZR	9	3000	208.0	191.0	35.0
LM3642TLX/NOPB	DSBGA	YZR	9	3000	208.0	191.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司