

January 2000 Revised February 2002

74VCXH16373

Low Voltage 16-Bit Transparent Latch with Bushold

General Description

The VCXH16373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear to be transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ($\overline{\text{OE}}$) is LOW. When $\overline{\text{OE}}$ is HIGH, the outputs are in a high impedance state.

The VCXH16373 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

The 74VCXH16373 is designed for low voltage (1.4V to 3.6V) $\rm V_{CC}$ applications with output compatibility up to 3.6V.

The 74VCXH16373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.4V to 3.6V V_{CC} supply operation
- 3.6V tolerant control inputs and outputs
- Bushold on data inputs eliminates the need for external pull-up/pull-down resistors
- t_{PD} (I_n to O_n)
 3.0 ns max for 3.0V to 3.6V V_{CC}
- Static Drive (I_{OH}/I_{OL}) ±24 mA @ 3.0V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:

Human body model > 2000V Machine model > 200V

Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)


Ordering Code:

Order Number	Package Number	Package Description
74VCXH16373GX (Note 1)		54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]
74VCXH16373MTD (Note 2)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 1: BGA package available in Tape and Reel only


Note 2: Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol




Connection Diagrams

Pin Assignment for TSSOP



Pin Assignment for FBGA



(Top Thru View)

Pin Descriptions

Pin Names	Description
ŌĒn	Output Enable Input (Active LOW)
LE _n	Latch Enable Input
I ₀ -I ₁₅	Bushold Inputs
O ₀ -O ₁₅	Outputs
NC	No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
Α	O ₀	NC	OE ₁	LE ₁	NC	I ₀
В	02	O ₁	NC	NC	I ₁	l ₂
С	O ₄	O ₃	V _{CC}	V _{CC}	I ₃	I ₄
D	O ₆	O ₅	GND	GND	I ₅	I ₆
Е	O ₈	O ₇	GND	GND	I ₇	I ₈
F	O ₁₀	O ₉	GND	GND	l ₉	I ₁₀
G	O ₁₂	O ₁₁	V _{CC}	V _{CC}	I ₁₁	I ₁₂
Н	O ₁₄	O ₁₃	NC	NC	I ₁₃	I ₁₄
J	O ₁₅	NC	OE ₂	LE ₂	NC	I ₁₅

Truth Tables

	Inputs		Outputs
LE ₁	OE ₁	I ₀ –I ₇	O ₀ -O ₇
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	X	O ₀

	Outputs		
LE ₂	OE ₂	I ₈ –I ₁₅	O ₈ -O ₁₅
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	Χ	O ₀

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial (HIGH or LOW, control inputs may not float)
Z = High Impedance


O₀ = Previous O₀ before HIGH-to-LOW of Latch Enable

Functional Description

The 74VCXH16373 contains sixteen edge D-type latches with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE_n) input is HIGH, data on the I_n enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time

its I input changes. When LE $_n$ is LOW, the latches store information that was present on the I inputs a setup time preceding the HIGH-to-LOW transition on LE $_n$. The 3-STATE outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW the standard outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 3)

-0.5V to +4.6V Supply Voltage (V_{CC}) DC Input Voltage (V_I) -0.5V to 4.6V Output Voltage (V_O) -0.5V to +4.6VOutputs 3-STATED Outputs Active (Note 4) -0.5V to V_{CC} +0.5V DC Input Diode Current (I_{IK}) $V_I < 0V$ -50 mA DC Output Diode Current (I_{OK}) $V_{O} < 0V$ -50 mA $V_{O} > V_{CC}$ +50 mA DC Output Source/Sink Current (I_{OH}/I_{OL}) $\pm 50 \text{ mA}$ DC V_{CC} or GND Current per

Recommended Operating Conditions (Note 5)

Power Supply	
Operating	1.4V to 3.6V
Input Voltage	-0.3V to $+3.6V$
Output Voltage (V _O)	
Output in Active States	0V to V_{CC}
Output in "OFF" State	0.0V to 3.6V
Output Current in I _{OH} /I _{OL}	
$V_{CC} = 3.0 V \text{ to } 3.6 V$	±24 mA
$V_{CC} = 2.3V \text{ to } 2.7V$	±18 mA
$V_{CC} = 1.65V \text{ to } 2.3V$	±6 mA
$V_{CC} = 1.4V \text{ to } 1.6V$	±2 mA
Free Air Operating Temperature (T _A)	-40°C to $+85^{\circ}\text{C}$

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ 10 ns/V

Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4: IO Absolute Maximum Rating must be observed.

Note 5: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics

Supply Pin (I_{CC} or GND)

Storage Temperature Range (T_{STG})

Cumb al	Parameter	Conditions	V _{CC}	Min	Max	Units
Symbol	Farameter	Conditions	(V)	IVIIII	IVIAX	Onits
V _{IH}	HIGH Level Input Voltage		2.7 – 3.6	2.0		
			2.3 – 2.7	1.6		V
			1.65 – 2.3	0.65 x V _{CC}		٧
			1.4 – 1.6	0.65 x V _{CC}		
V _{IL}	LOW Level Input Voltage		2.7 – 3.6		0.8	
			2.3 – 2.7		0.7	V
			1.65 – 2.3		$0.35 \times V_{\rm CC}$	V
			1.4 – 1.6		0.35 x V _{CC}	
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7 – 3.6	V _{CC} - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
		$I_{OH} = -100 \mu A$	2.3 – 2.7	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		V
		$I_{OH} = -18 \text{ mA}$	2.3	1.7		
		$I_{OH} = -100 \mu A$	1.65 – 2.3	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		$I_{OH} = -100 \mu A$	1.4 – 1.6	V _{CC} - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.4	1.05		
		•				

 ± 100 mA -65° C to $+150^{\circ}$ C

DC Electrical Characteristics (Continued)

Symbol	Parame	er	Conditions	V _{CC} (V)	Min	Max	Units
V _{OL}	LOW Level Output Voltage		I _{OL} = 100 μA	2.7-3.6		0.2	
			I _{OL} = 12 mA	2.7		0.4	
			I _{OL} = 18 mA	3.0		0.4	
			$I_{OL} = 24 \text{ mA}$	3.0		0.55	
			$I_{OL} = 100 \mu A$	2.3 - 2.7		0.2	
			I _{OL} = 12 mA	2.3		0.4	V
			$I_{OL} = 18 \text{ mA}$	2.3		0.6	
			$I_{OL} = 100 \mu A$	1.65 – 2.3		0.2	
			$I_{OL} = 6 \text{ mA}$	1.65		0.3	
			$I_{OL} = 100 \mu A$	1.4 – 1.6		0.2	
			$I_{OL} = 2 \text{ mA}$	1.4		0.35	
I _I	Input Leakage Current	Control Pins	$0 \le V_1 \le 3.6V$	1.4 – 3.6		±5.0	μА
		Data Pins	$V_I = V_{CC}$ or GND	1.4 – 3.6		±5.0	μΑ
I _{I(HOLD)}	Bushold Input Minimum	*	$V_{IN} = 0.8V$	3.0	75		
	Drive Hold Current		$V_{IN} = 2.0V$	3.0	-75		
			$V_{IN} = 0.7V$	2.3	45		μА
			$V_{IN} = 1.6V$	2.3	-45		μΑ
			V _{IN} = 0.57V	1.65	25		
			$V_{IN} = 1.07V$	1.65	-25		
I _{I(OD)}	Bushold Input Over-Drive		(Note 6)	3.6	450		
	Current to Change State		(Note 7)	3.6	-450		
			(Note 6)	2.7	300		μА
			(Note 7)	2.7	-300		μΛ
			(Note 6)	1.95	200		
			(Note 7)	1.95	-200		
I _{OZ}	3-STATE Output Leakage		$0 \le V_O \le 3.6V$	2.7-3.6		±10	μА
			$V_I = V_{IH}$ or V_{IL}	2.7 0.0		210	μι
l _{OFF}	Power-OFF Leakage Curre	nt	$0 \le (V_0) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current		$V_I = V_{CC}$ or GND	1.4 – 3.6		20	μА
			$V_{CC} \le (V_O) \le 3.6V \text{ (Note 8)}$	1.4 – 3.6		±20	μ, τ
ΔI_{CC}	Increase in I _{CC} per Input		$V_{IH} = V_{CC} - 0.6V$	2.7 – 3.6		750	μΑ

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 8: Outputs disabled or 3-STATE only.

AC Electrical Characteristics (Note 9)

Symbol	Parameter	Conditions	V _{CC}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Figure
Syllibol	Farameter	Conditions	(V)			Offics	Number
t _{PHL} , t _{PLH}	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.0		
	LE to O _n		2.5 ± 0.2	1.0	3.9	ns	Figures 1, 2
			1.8 ± 0.15	1.5	7.8		., _
		$C_L = 15 \text{ pF}, R_L = 2.5\Omega$	1.5 ± 0.1	1.0	15.6	ns	Figures 7, 8
t _{PHL} , t _{PLH}	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.0		
	I _n to O _n		2.5 ± 0.2	1.0	3.4	ns	Figures 1, 2
			1.8 ± 0.15	1.5	6.8		., _
		$C_L = 15 \text{ pF}, R_L = 2.5\Omega$	1.5 ± 0.1	1.0	13.6	ns	Figures 7, 8
t _{PZL} , t _{PZH}	Output Enable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.5		
			2.5 ± 0.2	1.0	4.6	ns	Figures 1, 3, 4
			1.8 ± 0.15	1.5	9.2		1, 0, 4
		$C_L = 15 \text{ pF}, R_L = 2.5\Omega$	1.5 ± 0.1	1.0	18.4	ns	Figures 7, 9, 10
t _{PLZ} , t _{PHZ}	Output Disable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.5		
			2.5 ± 0.2	1.0	3.8	ns	Figures 1, 3, 4
			1.8 ± 0.15	1.5	6.8		1, 5, 4
		$C_L = 15 \text{ pF}, R_L = 2.5\Omega$	1.5 ± 0.1	1.0	13.6	ns	Figures 7, 9, 10
t _S	Setup Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	1.5			
			2.5 ± 0.2	1.5		ns	Figures 1, 6
			1.8 ± 0.15	2.5			., 0
		$C_L = 15 \text{ pF}, R_L = 2.5\Omega$	1.5 ± 0.1	3.0		ns	Figures 6, 7
t _H	Hold Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 1.0	1.0			
			2.5 ± 0.2	1.0		ns	Figures 1, 6
			1.8 ± 0.15	1.0			., -
		$C_L = 15 \text{ pF}, R_L = 2.5\Omega$	1.5 ± 0.1	1.2		ns	Figures 6, 7
t _W	Pulse Width	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	1.5			+
			2.5 ± 0.2	1.5		ns	Figures 1, 4
			1.8 ± 0.15	4.0			., .
		$C_L = 15 \text{ pF}, R_L = 2.5\Omega$	1.5 ± 0.1	4.0		ns	Figures 4, 7
toshl	Output to Output Skew	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3		0.5		
toslh	(Note 10)		2.5 ± 0.2		0.5	ns	
			1.8 ± 0.15		0.75		
		$C_L = 15 \text{ pF}, R_L = 2.5\Omega$	1.5 ± 0.1		1.5	ns	

Note 9: For $C_L = 50_P F$, add approximately 300 ps to the AC maximum specification.

Note 10: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).


Dynamic Switching Characteristics

Symbol	Parameter Conditions	Conditions	v _{cc}	$T_A = +25^{\circ}C$	Units
Symbol	Parameter	Conditions	(V)	Typical	Offics
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V _{OHV}	Quiet Output Dynamic Valley VOH	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

Capacitance


Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
- Cyllibol	i arameter	Conditions	Typical	
C _{IN}	Input Capacitance	V_{CC} = 1.8V, 2.5V or 3.3V, V_I = 0V or V_{CC}	6	pF
C _{OUT}	Output Capacitance	$V_I = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz},$	20	pF
		V _{CC} = 1.8V, 2.5V or 3.3V	20	þг

AC Loading and Waveforms (V_{CC} 3.3V \pm 0.3V to 1.8V \pm 0.15V)



TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t_{PZL}, t_{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3V$;
	V_{CC} x 2 at V_{CC} = 2.5 ± 0.2V; 1.8V ± 0.15V
t _{PZH} , t _{PHZ}	GND

FIGURE 1. AC Test Circuit






FIGURE 2. Waveform for Inverting and Non-Inverting Functions

FIGURE 3. 3-STATE Output HIGH Enable and Disable Times for Low Voltage Logic





FIGURE 4. 3-STATE Output LOW Enable and Disable Times for Low Voltage Logic







FIGURE 5. Propagation Delay, Pulse Width and ${\rm t_{REC}}$ Waveforms

FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic

Symbol	V _{cc}		
	3.3V ± 0.3V	$\textbf{2.5V} \pm \textbf{0.2V}$	1.8V ± 0.15V
V _{mi}	1.5V	V _{CC} /2	V _{CC} /2
V _{mo}	1.5V	V _{CC} /2	V _{CC} /2
V _X	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V
V _Y	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V

AC Loading and Waveforms (V $_{\text{CC}}$ 1.5 \pm 0.1V)



t_{PZH}, t_{PHZ}

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t_{PZL}, t_{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3V$;
	V_{CC} x 2 at V_{CC} = 2.5 ± 0.2V; 1.8V ± 0.15V
t _{PZH} , t _{PHZ}	GND

FIGURE 7. AC Test Circuit




FIGURE 8. Waveform for Inverting and Non-Inverting Functions




FIGURE 9. 3-STATE Output High Enable and Disable Times for Low Voltage Logic






FIGURE 10. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	v _{cc}	
Cymbo.	1.5V ± 0.1V	
V_{mi}	V _{CC} /2	
V_{mo}	V _{CC} /2	
V _X	V _{OL} + 0.1V	
V _Y	V _{OH} – 0.1V	

Physical Dimensions inches (millimeters) unless otherwise noted






NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- B. ALL DIMENSIONS IN MILLIMETERS
- C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
 .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
 D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA54ArevD

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A (Preliminary)



48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.