Octal Transparent Latch with 3-State Output

HITACHI

Description Diagram


The HD74AC373/HD74ACT373 consists of eight latches with 3-state outputs from bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is High. When LE is Low, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (\overline{OE}) is Low. When \overline{OE} is High, the bus output is in the high impedance state.

Features


- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing
- Outputs Source/Sink 24 mA
- HD74AC373 has TTL-Compatible Inputs



Pin Arrangement



Logic Symbol



Pin Names

 $D_0 - D_7$ Data Inputs

 $\begin{array}{ll} LE & Latch \ Enable \ Input \\ \hline OE & Output \ Enable \ Input \\ O_0 - O_7 & 3\text{-State Latch Outputs} \end{array}$

Truth Table

Inputs			Outputs	
ŌĒ	LE	D _n	O _n	
Н	X	Χ	Z	
L	Н	L	L	
L	Н	Н	Н	
L	L	Х	O ₀	


H: High Voltage Level
L: Low Voltage Level
Z: High Impedance
X: Immaterial

O₀: Previous O₀ before Low-to-High Transition of Clock

Functional Description

The HD74AC373/HD74ACT373 contains eight D-type latches with 3-state standard outputs. When the Latch Enable (LE) input is High, data on the Dn inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is Low, the latches store the information that was present on the D inputs setup time proceding the High-to-Low transition of LE. The 3-state standard outputs are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is Low, the standard outputs are in the 2-state mode. When \overline{OE} is High, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics (unless otherwise specified)

Item	Symbol	Max	Unit	Condition
Maximum quiescent supply current	I _{cc}	80	μΑ	$V_{IN} = V_{CC}$ or ground, $V_{CC} = 5.5 \text{ V}$, Ta = Worst case
Maximum quiescent supply current	I _{cc}	8.0	μΑ	$V_{\text{IN}} = V_{\text{CC}}$ or ground, $V_{\text{CC}} = 5.5 \text{ V}$, $Ta = 25^{\circ}\text{C}$
Maximum I _{cc} /input (HD74ACT373)	I _{CCT}	1.5	mA	$V_{IN} = V_{CC} - 2.1 \text{ V}, V_{CC} = 5.5 \text{ V},$ Ta = Worst case

AC Characteristics: HD74AC373

			Ta = + C _L = 50			Ta = -4 C _∟ = 50	0°C to +85°C pF	
Item	Symbol	V _{cc} (V)*1	Min	Тур	Max	Min	Max	Unit
Propagation delay	t _{PLH}	3.3	1.0	10.0	13.5	1.0	15.0	ns
D_n to O_n		5.0	1.0	7.0	9.5	1.0	10.5	
Propagation delay	t _{PHL}	3.3	1.0	9.5	13.0	1.0	14.5	ns
D_n to O_n		5.0	1.0	7.0	9.5	1.0	10.5	_
Propagation delay	$t_{\scriptscriptstyle PLH}$	3.3	1.0	10.0	13.5	1.0	15.0	ns
LE to O _n		5.0	1.0	7.5	9.5	1.0	10.5	
Propagation delay	t _{PHL}	3.3	1.0	9.5	12.5	1.0	14.0	ns
LE to O _n		5.0	1.0	7.0	9.5	1.0	10.5	_
Output enable time	t _{PZH}	3.3	1.0	9.0	11.5	1.0	13.5	ns
		5.0	1.0	7.0	8.5	1.0	9.5	
Output enable time	t _{PZL}	3.3	1.0	8.5	11.5	1.0	13.0	ns
		5.0	1.0	6.5	8.5	1.0	9.5	
Output disable time	t _{PHZ}	3.3	1.0	10.0	12.5	1.0	14.5	ns
		5.0	1.0	8.0	11.0	1.0	12.5	
Output disable time	t _{PLZ}	3.3	1.0	8.0	11.5	1.0	12.5	ns
		5.0	1.0	6.5	8.5	1.0	10.0	_

Note: 1. Voltage Range 3.3 is $3.3 \text{ V} \pm 0.3 \text{ V}$ Voltage Range 5.0 is $5.0 \text{ V} \pm 0.5 \text{ V}$ **AC Characteristics: HD74AC373**

			Ta = + C _L = 5			Ta = -4 C _∟ = 50	0°C to +85°C pF	
Item	Symbol	V _{cc} (V)*1	Min	Тур	Max	Min	Max	Unit
Propagation delay D _n to O _n	t _{PLH}	5.0	1.0	8.5	10.0	1.0	11.5	ns
Propagation delay D _n to O _n	t _{PHL}	5.0	1.0	8.0	10.0	1.0	11.5	ns
Propagation delay LE to O _n	t _{PLH}	5.0	1.0	8.5	11.0	1.0	11.5	ns
Propagation delay LE to O _n	t _{PHL}	5.0	1.0	8.0	10.0	1.0	11.5	ns
Output enable time	t _{PZH}	5.0	1.0	8.0	9.5	1.0	10.5	ns
Output enable time	t _{PZL}	5.0	1.0	7.5	9.0	1.0	10.5	ns
Output disable time	t _{PHZ}	5.0	1.0	9.0	11.0	1.0	12.5	ns
Output disable time	t _{PLZ}	5.0	1.0	7.5	8.5	1.0	10.0	ns

Note: 1. Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC Operating Requirements: HD74AC373

			Ta = +25°C C _L = 50 pF		$Ta = -40^{\circ}C$ to +85°C $C_{L} = 50 \text{ pF}$	
Item	Symbol	V _{cc} (V)*1	Тур	Guaranteed	Minimum	Unit
Setup time, HIGH or LOW	t _{su}	3.3	3.5	5.5	6.0	ns
D _n to LE		5.0	2.0	4.0	4.5	
Hold time, HIGH or LOW	t _h	3.3	-3.0	0.0	0.0	ns
D _n to LE		5.0	-1.5	0.0	0.0	
LE pulse width, HIGH	t _w	3.3	4.0	5.5	6.0	ns
		5.0	2.0	4.0	4.5	-

Note: 1. Voltage Range 3.3 is $3.3 \text{ V} \pm 0.3 \text{ V}$ Voltage Range 5.0 is $5.0 \text{ V} \pm 0.5 \text{ V}$


AC Operating Requirements: HD74ACT373

			Ta = +25°C C _L = 50 pF		Ta = −40°C to +85°C C _∟ = 50 pF	
Item	Symbol	V _{cc} (V)*1	Тур	Guarant	eed Minimum	Unit
Setup time, HIGH or LOW D _n to LE	t _{su}	5.0	3.0	7.0	8.0	ns
Hold time, HIGH or LOW D _n to LE	t _h	5.0	0.0	0.0	1.0	ns
LE pulse width, HIGH	t _w	5.0	2.0	7.0	8.0	ns


Note: 1. Voltage Range 5.0 is 5.0 V \pm 0.5 V


Capacitance


Item	Symbol	Тур	Unit	Condition
Input capacitance	C _{IN}	4.5	pF	V _{CC} = 5.5 V
Power dissipation capacitance	C_{PD}	40.0	pF	$V_{CC} = 5.0 \text{ V}$



Hitachi Code	DP-20N
JEDEC	_
EIAJ	Conforms
Weight (reference value)	1.26 g








Weight (reference value)

Conforms

0.31 g

EIAJ

*Dimension including the plating thickness
Base material dimension




*Dimension including the plating thickness

Base material dimension

*EIAJ

Weight (reference value) 0.52 g



Weight (reference value)

0.07 g

*Dimension including the plating thickness
Base material dimension

Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HTACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

http:semiconductor.hitachi.com/

NorthAmerica URL Europe Asia (Singapore)

http://www.hitachi-eu.com/hel/ecg http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD_Frame.htm Asia (Taiwan) Asia (HongKong) http://www.hitachi.com.hk/eng/bo/grp3/index.htm

http://www.hitachi.co.jp/Sicd/indx.htm Japan

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose,CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Dornacher Stra§e 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0

Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead

Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui,

Kowloon, Hong Kong Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.