

UNISONIC TECHNOLOGIES CO., LTD

UTXB0104

Preliminary

**CMOS IC** 

# 4-BIT BIDIRECTIONAL VOLTAGE-LEVEL TRANSLATOR WITH AUTOMATIC DIRECTION SENSING

#### DESCRIPTION

The UTC **UTXB0104** is 4-bit non-inverting translator uses two separate configurable power-supply rails. The A port is designed to track V<sub>CCA</sub>. V<sub>CCA</sub> accepts any supply voltage from 1.2V to 3.6V. The B port is designed to track V<sub>CCB</sub>. V<sub>CCB</sub> accepts any supply voltage from State 1.65V to 5.5V. This allows for universal low Voltage bidirectional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V, 3.3V, and 5V voltage nodes. V<sub>CCA</sub> should not exceed V<sub>CCB</sub>.

When the output-enable (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The **UTC UTXB0104** is designed so that the OE input circuit is supplied by  $V_{\text{CCA}}$ .


This device is fully specified for partial-power-down applications using  $I_{OFF}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### FEATURES

- \* 1.2V to 3.6V on A Port and 1.65V to 5.5V on B Port ( $V_{CCA} \leq V_{CCB}$ )
- \* V<sub>CC</sub> Isolation Feature If Either V<sub>CC</sub> Input Is at GND, All Outputs Are in the High-Impedance State
- \* OE Input Circuit Referenced to V<sub>CCA</sub>
- \* Low Power Consumption, 5µA Max I<sub>CC</sub>
- \* IOFF Supports Partial-Power-Down Mode Operation

#### APPLICATION

- \* Headset
- \* Smartphone
- \* Tablet
- \* Desktop PC



### ORDERING INFORMATION

Ordering	Number	Package	Dealizer
Lead Free	Lead Free Halogen Free		Packing
UTXB0104L-S14-R	UTXB0104G-S14-R	SOP-14	Tape Reel
UTXB0104L-P14-R	UTXB0104G-P14-R	TSSOP-14	Tape Reel


UTXB0104G-S14-R (1)Packing Type (2) Package Type (3) Green Package	<ul> <li>(1) R: Tape Reel</li> <li>(2) S14: SOP-14, P14: TSSOP-14</li> <li>(3) G: Halogen Free and Lead Free, L: Lead Free</li> </ul>
---	---

#### MARKING

SOP-14	TSSOP-14
14       13       12       11       10       9       8         UTC       □□□□       L: Lead Free         UTXB0104       □□       G: Halogen Free         1       2       3       4       5       6       7	14       13       12       11       10       9       8       Date Code         UTC       □□□□       L: Lead Free         UTXB0104       →       G: Halogen Free         ●       □□       Lot Code         1       2       3       4       5       6



### ■ PIN CONFIGURATION



#### ■ PIN DESCRIPTION

PIN NO.	PIN NAME	I/O	DESCRIPTION
1	V <sub>CCA</sub>		A-port supply voltage $1.2V \le V_{CCA} \le 3.6V$ and $V_{CCA} \le V_{CCB}$ .
2	A1	I/O	Input/output A1. Referenced to V <sub>CCA</sub>
3	A2	I/O	Input/output A2. Referenced to V <sub>CCA</sub>
4	A3	I/O	Input/output A3. Referenced to V <sub>CCA</sub>
5	A4	I/O	Input/output A4. Referenced to V <sub>CCA</sub>
6	NC		No connection. Not internally connected.
7	GND		Ground
8	OE	I	3-state output-mode enable. Pull OE low to place all outputs in 3-state mode. Referenced to $V_{\text{CCA}}$
9	NC		No connection. Not internally connected.
10	B4	I/O	Input/output B4. Referenced to V <sub>CCB</sub>
11	B3	I/O	Input/output B3. Referenced to V <sub>CCB</sub>
12	B2	I/O	Input/output B2. Referenced to V <sub>CCB</sub>
13	B1	I/O	Input/output B1. Referenced to V <sub>CCB</sub>
14	V <sub>CCB</sub>		B-port supply voltage 1.65 V $\leq$ V <sub>CCB</sub> $\leq$ 5.5V

Note: I=Input, I/O=Input and Output.

### FUNCTION TABLE


SUPPLY VOLTAGE		INPUTS	INPUTS/	OUTPUT
V <sub>CCA</sub>	V <sub>CCB</sub>	OE	An	Bn
1.2V ~ V <sub>CCB</sub>	1.65V ~ 5.5V	L	Z	Z
1.2V ~ V <sub>CCB</sub>	1.65V ~ 5.5V	Н	Input or Output	Output or Input
GND (Note 2)	GND (Note 2)	Х	Z	Z

Notes: 1. H = High voltage level ; L = Low voltage level ; Z : High impedance OFF-state ; X = Don't care.

2. When either  $V_{\text{CCA}}$  or  $V_{\text{CCB}}$  is at GND level, the device goes into Power-down mode.



### BLOCK DIAGRAM





#### ■ ABSOLUTE MAXIMUM RATING (Unless otherwise specified)

PARAMETER		SYMBOL	RATINGS	UNIT
Supply voltage		V <sub>CCA</sub>	-0.5 ~ 4.6	V
Supply voltage		V <sub>CCB</sub>	-0.5 ~ 6.5	V
Input voltage	A Port	V	-0.5 ~ 4.6	V
Input voltage	B Port	V <sub>IN</sub>	-0.5 ~ 6.5	V
Voltage range applied to any output in the high-impedance or power-off	A Port	Vout	-0.5 ~ 4.6	V
state	B Port	VOUT	-0.5 ~ 6.5	V
Voltage range applied to any output	A Port	V	-0.5 ~ V <sub>CCA</sub> +0.5	V
in the high or low state	B Port	V <sub>OUT</sub>	-0.5 ~ V <sub>CCB</sub> +0.5	V
Input clamp current	V <sub>IN</sub> <0	I <sub>IK</sub>	-50	mA
Output clamp current	V <sub>OUT</sub> <0	I <sub>ок</sub>	-50	mA
Continuous Output Current		I <sub>OUT</sub>	±50	mA
Continuous current through V <sub>CCA</sub> , V <sub>C</sub>	Continuous current through V <sub>CCA</sub> , V <sub>CCB</sub> , or GND		±100	mA
Storage Temperature		T <sub>STG</sub>	-65 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

#### ■ **RECOMMENDED OPERATING CONDITIONS** (Unless otherwise specified)

PARAMETER		SYMBOL	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	oly Voltage				1.2		3.6	V
Supply Voltage		V <sub>CCB</sub>			1.65		5.5	V
Input Voltage		V <sub>IN</sub>			0		V <sub>CCI</sub>	V
Output Voltage	A Port	M	V <sub>CCA</sub> =1.2V~3.6 V <sub>CCB</sub> =1.65V~5		0		3.6	V
Output Voltage	B Port	Vout	V <sub>CCA</sub> =1.2V~3.6 V <sub>CCB</sub> =1.65V~5		0		5.5	V
High-Level Input Voltage	Data Inputs	Vih	V <sub>CCA</sub> =1.2V~3.6		V <sub>CCI</sub> ×0.65 (Note 3)		V <sub>CCI</sub>	V
	OE		V <sub>CCB</sub> =1.65V~5	.5V	V <sub>CCA</sub> ×0.65		5.5	V
Low-Level Input Voltage	Data Inputs	VIL	V <sub>CCA</sub> =1.2V~3.6	,	0		V <sub>CCI</sub> ×0.35 (Note 3)	V
	OE		V <sub>CCB</sub> =1.65V~5	.5V	0		V <sub>CCA</sub> ×0.35	V
Input Transition Rise or	A Port	Δt/Δv	V =1 0V 0 0V	V <sub>CCB</sub> =1.65V~5.5V			40	ns/V
Fall Rate	B Port	Δι/Δν	V <sub>CCA</sub> =1.2V~3.6V	V <sub>CCB</sub> =1.65V~3.6V			40	ns/V
	Inputs			V <sub>CCB</sub> =4.5V~5.5V			30	ns/V
Operating Temperature		T <sub>A</sub>			-40		+125	°C

Notes: 1. The A and B sides of an unused data I/O pair must be held in the same state, i.e., both at V<sub>CCI</sub> or both at GND.

2.  $V_{CCA}$  must be less than or equal to  $V_{CCB}$  and must not exceed 3.6V.

3.  $V_{\text{CCI}}$  is the supply voltage associated with the input port.



## Preliminary

### CMOS IC

### ELECTRICAL CHARACTERISTICS (Unless otherwise specified)

PARAMETER	२	SYMBOL	TEST CC	NDITIONS	MIN	TYP MAX		UNIT
			V <sub>CCA</sub> =1.2V, I <sub>OH</sub> =	-20µA		1.1		V
Port A Output High Voltag	e	V <sub>OHA</sub>	V <sub>CCB</sub> =1.4V~3.6\	/, I <sub>OH</sub> =-20µА	V <sub>CCA</sub> -0.4			V
Port A Output Low Voltage	2	V <sub>OLA</sub>	$V_{CCA}$ =1.2V, $I_{OL}$ =	20µA		0.3		V
Ton A Oulput Low Voltage		V OLA	V <sub>CCB</sub> =1.4V~3.6\	/, Ι <sub>ΟL</sub> =20μΑ			0.4	V
Port B Output High Voltag	e	V <sub>OHB</sub>	V <sub>CCB</sub> =1.65V~5.5	5V, Ι <sub>ΟΗ</sub> =-20μΑ	V <sub>ССВ</sub> -0.4			V
Port B Output Low Voltage	2	V <sub>OLB</sub>	V <sub>CCB</sub> =1.65V~5.5				0.4	V
			V <sub>I</sub> =V <sub>CCI</sub> or GND					
Input Leakage Current	OE	I <sub>I(LEAK)</sub>	V <sub>CCA</sub> =1.2V~3.6\				±1	μA
			V <sub>CCB</sub> =1.65V~5.5					
Power OFF Leakage Current	A Port		V <sub>1</sub> or V <sub>OUT</sub> =0~3.6 V <sub>CCB</sub> =0V~5.5V	ov, v <sub>cca</sub> =uv,			±1	μA
		I <sub>OFF</sub>	$V_{CCB} = 0V \sim 5.5V$ V <sub>I</sub> or V <sub>OUT</sub> = 0~5.5V	5\/				
	B Port		$V_{CCA}=0V~3.6V,$				±1	μA
High-Impedance State	<b>. .</b> -		V <sub>CCA</sub> =1.2V~3.6\					
Output Current	A or B Port	l <sub>oz</sub>	V <sub>CCB</sub> =1.65V~5.5				±1	μA
				V <sub>CCA</sub> =1.2V,		0.06		
				V <sub>CCB</sub> =1.65V~5.5V		0.06		μA
		I <sub>CCA</sub>		V <sub>CCA</sub> =1.4V~3.6V,			5	μA
				V <sub>CCB</sub> =1.65V~5.5V			-	μΛ
				V <sub>CCA</sub> =3.6V, V <sub>CCB</sub> =0V			2	μA
				$V_{CCA}=0V, V_{CCB}=5.5V$			-2	μA
		I <sub>ССВ</sub>		V <sub>CCA</sub> =1.2V,		3.4		μA
				V <sub>CCB</sub> =1.65V~5.5V				P
				V <sub>CCA</sub> =1.4V~3.6V,			5	μA
				$V_{CCB} = 1.65V \sim 5.5V$			0	
				$V_{CCA}=3.6V, V_{CCB}=0V$			-2 2	μΑ
			-	$V_{CCA}=0V, V_{CCB}=5.5V$ $V_{CCA}=1.2V,$			2	μA
			V <sub>I</sub> =V <sub>CCI</sub> or GND			3.5		μA
Quiescent Supply Current		I <sub>CCA</sub> +I <sub>CCB</sub>		V <sub>CCA</sub> =1.4V~3.6V,				
				V <sub>CCB</sub> =1.65V~5.5V			10	μA
			1	$V_{CCA}$ =1.2V,				
				V <sub>CCB</sub> =1.65V~5.5V		0.05		μA
		1		OE=GND				
		I <sub>CCZA</sub>		V <sub>CCA</sub> =1.4V~3.6V,				
				V <sub>CCB</sub> =1.65V~5.5V			5	μA
			_	OE=GND				
				V <sub>CCA</sub> =1.2V,				_
				V <sub>CCB</sub> =1.65V~5.5V		3.3		μA
		I <sub>CCZB</sub>		OE=GND				
				V <sub>CCA</sub> =1.4V~3.6V,			5	
				V <sub>CCB</sub> =1.65V~5.5V OE=GND			5	μA
Input Capacitance	OE	C <sub>IN</sub>				3		pF
· · ·	A Port		V <sub>CCA</sub> =1.2V~3.6\			5		pF
Output Capacitance	B Port	CIO	V <sub>CCB</sub> =1.65V~5.5	δV		11		pF

Notes: 1.  $V_{CCI}$  is the supply voltage associated with the input port.

2.  $V_{\text{CCO}}$  is the supply voltage associated with the output port.

3.  $V_{\text{CCA}}$  must be less than or equal to  $V_{\text{CCB}},$  and  $V_{\text{CCA}}$  must not exceed 3.6V.



## Preliminary

### SWITCHING CHARACTERISTICS (Unless otherwise specified)

PARAMETER	SYMBOL	TEST CC	NDITIONS	MIN	TYP	MAX	UNIT
			V <sub>CCB</sub> =1.8V		8.9		ns
		1 0 1	V <sub>CCB</sub> =2.5V		7.7		ns
		V <sub>CCA</sub> =1.2V	V <sub>CCB</sub> =3.3V		7.3		ns
			V <sub>CCB</sub> =5V		7.5		ns
			V <sub>CCB</sub> =1.8V±0.15V	1.4		14.4	ns
			V <sub>CCB</sub> =2.5V±0.2V	1.2		11.6	ns
		V <sub>CCA</sub> =1.5V±0.1V	V <sub>CCB</sub> =3.3V±0.3V	1.1		11.5	ns
			V <sub>CCB</sub> =5V±0.5V	0.8		11.4	ns
Propagation Delay			V <sub>CCB</sub> =1.8V±0.15V	1.6		12	ns
From Input (A) to Output (B)			V <sub>CCB</sub> =2.5V±0.2V	1.4		8.7	ns
		V <sub>CCA</sub> =1.8V±0.15V	V <sub>CCB</sub> =3.3V±0.3V	1.3		7.8	ns
			V <sub>CCB</sub> =5V±0.5V	1.2		7.5	ns
			V <sub>CCB</sub> =2.5V±0.2V	1.1		7	ns
		V <sub>CCA</sub> =2.5V±0.2V		1.0		5.9	ns
			V <sub>CCB</sub> =5V±0.5V	0.9		5.4	ns
			V <sub>CCB</sub> =3.3V±0.3V	0.9		5.2	ns
		$V_{CCA}=3.3V\pm0.3V$	V <sub>CCB</sub> =5V±0.5V	0.8		4.5	ns
	t <sub>PD</sub>		V <sub>CCB</sub> =1.8V		9.4		ns
		V <sub>CCA</sub> =1.2V	V <sub>CCB</sub> =2.5V		8.4		ns
			V <sub>CCB</sub> =3.3V		8.0		ns
			V <sub>CCB</sub> =5V		8.8		ns
			V <sub>CCB</sub> =1.8V±0.15V	1.4		15.7	ns
			V <sub>CCB</sub> =2.5V±0.2V	1.2			ns
		$V_{CCA}$ =1.5V±0.1V	V <sub>CCB</sub> =3.3V±0.3V	1.1			ns
			V <sub>CCB</sub> =5V±0.5V	0.8		15.2	ns
Propagation Delay			V <sub>CCB</sub> =1.8V±0.15V	1.6			ns
From Input (B) to Output (A)			V <sub>CCB</sub> =2.5V±0.2V	1.4		9.4	ns
		V <sub>CCA</sub> =1.8V±0.15V	V <sub>CCB</sub> =3.3V±0.3V	1.3		8.6	ns
			V <sub>CCB</sub> =5V±0.5V	1.2		8.1	ns
			V <sub>CCB</sub> =2.5V±0.2V	1.1		7.3	ns
			V <sub>CCB</sub> =3.3V±0.3V	1.0		5.8	ns
			$V_{CCB}=5V+0.5V$	0.9		5.1	ns
			$V_{CCB} = 3.3V \pm 0.3V$ $V_{CCB} = 5V \pm 0.5V$	1.0		5.4	ns
		$V_{CCA}=3.3V\pm0.3V$	V <sub>CCB</sub> =5V±0.5V	0.9		4.5         9.4         8.4         8.0         8.8         15.7         13.5         13.2         15.2         13         9.4         8.6         8.1         7.3         5.8         5.1	ns
			V <sub>CCB</sub> =1.8V		1		μs
		1 01	V <sub>CCB</sub> =2.5V		1		μs
		V <sub>CCA</sub> =1.2V	V <sub>CCB</sub> =3.3V		1		μs
			V <sub>CCB</sub> =5V		1		μs
			V <sub>CCB</sub> =1.8V±0.15V			1	μs
			V <sub>CCB</sub> =2.5V±0.2V			1	μs
		$V_{CCA}$ =1.5V±0.1V	V <sub>CCB</sub> =3.3V±0.3V			1	μs
			V <sub>CCB</sub> =5V±0.5V			1	μs
Enable Time	t <sub>en</sub>		V <sub>CCB</sub> =1.8V±0.15V			1	μs
From Input (OE) to Output (A or B)			V <sub>CCB</sub> =2.5V±0.2V			1	μs
		V <sub>CCA</sub> =1.8V±0.15V	V <sub>CCB</sub> =3.3V±0.3V			1	μs
			V <sub>CCB</sub> =5V±0.5V			1	μs
						1	μs
			$V_{CCB}=2.5V\pm0.2V$				
		V <sub>CCA</sub> =2.5V±0.2V	$V_{CCB}=2.5V\pm0.2V$ $V_{CCB}=3.3V\pm0.3V$			1	μs
		V <sub>CCA</sub> =2.5V±0.2V	$V_{CCB}$ =3.3V±0.3V				μs
		V <sub>CCA</sub> =2.5V±0.2V V <sub>CCA</sub> =3.3V±0.3V				1	

## Preliminary

## SWITCHING CHARACTERISTICS (Cont.)

PARAMET	CHARACTER TER	SYMBOL		NDITIONS	MIN	TYP	MAX	UNIT
				V <sub>CCB</sub> =1.8V		18		ns
				V <sub>CCB</sub> =2.5V		15		ns
			V <sub>CCA</sub> =1.2V	V <sub>CCB</sub> =3.3V		14		ns
				V <sub>CCB</sub> =5V		14		ns
				V <sub>CCB</sub> =1.8V±0.15V	5.9		31	ns
				$V_{CCB}=2.5V\pm0.2V$	5.7	1	25.9	ns
			$V_{CCA}$ =1.5V±0.1V	V <sub>CCB</sub> =3.3V±0.3V	5.6		23	ns
				V <sub>CCB</sub> =5V±0.5V	5.7		22.4	ns
Disable Time				V <sub>CCB</sub> =1.8V±0.15V	5.9		31	ns
From Input (OE) to Out	put (A)			$V_{CCB}=2.5V\pm0.2V$	5.1		21.3	ns
			V <sub>CCA</sub> =1.8V±0.15V	V <sub>CCB</sub> =3.3V±0.3V	5.0		19.3	ns
				$V_{CCB}=5V\pm0.5V$	5.0		17.4	ns
				$V_{CCB}=2.5V\pm0.2V$	5.1		21.3	
			·/ −2 5\/±0 2\/	$V_{CCB}=2.3V\pm0.2V$ $V_{CCB}=3.3V\pm0.3V$	4.6		15.2	ns ns
				4.6		13.2		
			$V_{CCB} = 5V \pm 0.5V$				ns	
			V <sub>CCA</sub> =3.3V±0.3V	$V_{CCB}=3.3V\pm0.3V$	4.6		15.2	ns
		t <sub>dis</sub>		$V_{CCB}=5V\pm0.5V$	4.3	20	12.1	ns
				$V_{CCB}=1.8V$		20		ns
			V <sub>CCA</sub> =1.2V	$V_{CCB}=2.5V$		17		ns
				V <sub>CCB</sub> =3.3V		16		ns
				V <sub>CCB</sub> =5V		16		ns
				V <sub>CCB</sub> =1.8V±0.15V	5.4		30.3	ns
			V <sub>CCA</sub> =1.5V±0.1V	V <sub>CCB</sub> =2.5V±0.2V	4.9		22.8	ns
Disable Time			$V_{CCB}=3.3V\pm0.3V$	4.8		20	ns	
			$V_{CCB}=5V\pm0.5V$	4.9	-	19.5	ns	
From Input (OE) to Out	put (B)			V <sub>CCB</sub> =1.8V±0.15V	5.4		30.3	ns
	put (D)		V <sub>CCA</sub> =1.8V±0.15V	$V_{CCB}=2.5V\pm0.2V$	4.4		20.8	ns
			V CCA-1.0V ±0.10V	$V_{CCB}=3.3V\pm0.3V$	4.2		17.9	ns
				V <sub>CCB</sub> =5V±0.5V	4.3		16.3	ns
			V <sub>CCA</sub> =2.5V±0.2V	V <sub>CCB</sub> =2.5V±0.2V	4.4		20.8	ns
				$V_{CCB}$ =3.3V±0.3V	3.8		16	ns
				$V_{CCB}=5V\pm0.5V$	3.9		13.9	ns
				V <sub>CCB</sub> =3.3V±0.3V	3.8		16	ns
			V <sub>CCA</sub> =3.3V±0.3V	V <sub>CCB</sub> =5V±0.5V	3.4		13.2	ns
				V <sub>CCB</sub> =1.8V		4.2		ns
			V -1 2V	V <sub>CCB</sub> =2.5V		4.2		ns
			V <sub>CCA</sub> =1.2V	V <sub>CCB</sub> =3.3V		4.2		ns
				V <sub>CCB</sub> =5V		4.2		ns
				V <sub>CCB</sub> =1.8V±0.15V	1.4		5.1	ns
				V <sub>CCB</sub> =2.5V±0.2V	1.4		5.1	ns
			$V_{CCA}$ =1.5V±0.1V	$V_{CCB}=3.3V\pm0.3V$	1.4	1	5.1	ns
	A Port Rise			$V_{CCB}=5V\pm0.5V$	1.4	1	5.1	ns
Rise and Fall Time	And Fall	t <sub>rA,</sub> t <sub>fA</sub>		$V_{CCB} = 1.8V \pm 0.15V$	1.0		4.2	ns
	Times	ч <b>л, чл</b>		$V_{CCB} = 2.5V \pm 0.2V$	1.1		4.1	ns
			V <sub>CCA</sub> =1.8V±0.15V	$V_{CCB} = 3.3V \pm 0.3V$	1.1		4.1	ns
				$V_{CCB}=5V\pm0.5V$	1.1		4.1	ns
				$V_{CCB}=2.5V\pm0.2V$	0.8		3.0	ns
			V7 5V/±0 2V/		0.8		3.0	
			v <sub>CCA</sub> -2.5v±0.2V	$V_{CCB}$ =3.3V±0.3V				ns
				$V_{CCB} = 5V \pm 0.5V$	0.8		3.0	ns
			V <sub>CCA</sub> =3.3V±0.3V	$V_{CCB}=3.3V\pm0.3V$	0.7		2.5	ns
				V <sub>CCB</sub> =5V±0.5V	0.7	1	2.5	ns



### SWITCHING CHARACTERISTICS (Cont.)

PARAMETE	R	SYMBOL	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
				V <sub>CCB</sub> =1.8V		2.1		ns
			V <sub>CCA</sub> =1.2V	V <sub>CCB</sub> =2.5V		1.5		ns
				V <sub>CCB</sub> =3.3V		1.2		ns
				V <sub>CCB</sub> =5V		1.1		ns
				V <sub>CCB</sub> =1.8V±0.15V	0.9		4.5	ns
				V <sub>CCB</sub> =2.5V±0.2V	0.6		3.2	ns
			V <sub>CCA</sub> =1.5V±0.1V	$V_{CCB}$ =3.3V±0.3V	0.5		2.8	ns
	B Port Rise			$V_{CCB}=5V\pm0.5V$	0.4		2.7	ns
Rise and Fall Time	And Fall	t <sub>rB</sub> , t <sub>fB</sub>		V <sub>CCB</sub> =1.8V±0.15V	0.9		3.8	ns
	Times		V <sub>CCA</sub> =1.8V±0.15V	V <sub>CCB</sub> =2.5V±0.2V	0.6		3.2	ns
			V <sub>CCA</sub> -1.0V±0.15V	$V_{CCB}=3.3V\pm0.3V$	0.5		2.8	ns
				$V_{CCB}=5V\pm0.5V$	0.4		2.7	ns
				$V_{CCB}=2.5V\pm0.2V$	0.7		2.6	ns
			V <sub>CCA</sub> =2.5V±0.2V	V <sub>CCB</sub> =3.3V±0.3V	0.5		2.8	ns
				$V_{CCB}=5V\pm0.5V$	0.4		2.7	ns
			V <sub>CCA</sub> =3.3V±0.3V	V <sub>CCB</sub> =3.3V±0.3V	0.5		2.1	ns
			VCCA-5.5V10.5V	$V_{CCB}=5V\pm0.5V$	0.4		2.7	ns
			$V_{CCA}$ =1.2V, $V_{CCB}$	=1.8V~5V		20		Mbps
			V <sub>CCA</sub> =1.5V±0.1V	•			40	Mbps
			V <sub>CCB</sub> =1.65V~5.5	V			-10	Mopo
			V <sub>CCA</sub> =1.8V±0.15				60	Mbps
Data Rate		f <sub>data</sub>	V <sub>CCB</sub> =1.65V~5.5					mope
			$V_{CCA}=2.5V\pm0.2V$	,			100	Mbps
			V <sub>CCB</sub> =2.3V~5.5V					
			V <sub>CCA</sub> =3.3V±0.3V	,			100	Mbps
	1		V <sub>CCB</sub> =3.0V~5.5V			50		
			$V_{CCA}$ =1.2V, $V_{CCB}$			50		ns
			$V_{CCA} = 1.5V \pm 0.1V$	•	25			ns
			$V_{CCB} = 1.65V \sim 5.5$					
Pulse Duration	Data Inputs	<b>t</b>	$V_{CCA} = 1.8V \pm 0.15$	,	17			ns
		t <sub>w</sub>	V <sub>CCB</sub> =1.65V~5.5 V <sub>CCA</sub> =2.5V±0.2V					
			$V_{CCB}=2.3V\pm0.2V$ $V_{CCB}=2.3V\sim5.5V$	•	10			ns
			$V_{CCB}=2.3V \approx 5.3V$ $V_{CCA}=3.3V \pm 0.3V$					
			V <sub>CCB</sub> =3.0V~5.5V	•	10			ns
			*UCB-0.0* 0.0*					



## Preliminary

#### OPERATING CHARACTERISTICS (Unless otherwise specified)

PARAME	PARAMETER		TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
				V <sub>CCA</sub> =1.2V V <sub>CCB</sub> =5V		7.8		pF
				V <sub>CCA</sub> =1.2V V <sub>CCB</sub> =1.8V		10		pF
				V <sub>CCA</sub> =1.5V V <sub>CCB</sub> =1.8V		9		pF
	A Port Input B Port Output			V <sub>CCA</sub> =1.8V V <sub>CCB</sub> =1.8V		8		pF
				V <sub>CCA</sub> =2.5V V <sub>CCB</sub> =2.5V		8		pF
				V <sub>CCA</sub> =2.5V V <sub>CCB</sub> =5V		8		pF
			$C_L=0$ , f=10MH <sub>Z</sub> $t_r=t_f=1nS$	V <sub>CCB</sub> =3.3~5V		9		pF
			OE=V <sub>CCA</sub> (Output Enabled)			12		pF
		C <sub>PDA</sub>		V <sub>CCA</sub> =1.2V V <sub>CCB</sub> =1.8V		11		pF
Dower Dissignation	D Dort Innut			$V_{CCA}=1.5V$ $V_{CCB}=1.8V$		11		pF
Power Dissipation Capacitance	B Port Input A Port Output			$V_{CCA}$ =1.8V $V_{CCB}$ =1.8V		11		pF
				V <sub>CCA</sub> =2.5V V <sub>CCB</sub> =2.5V		11		pF
				V <sub>CCA</sub> =2.5V V <sub>CCB</sub> =5V		11		pF
				V <sub>CCA</sub> =3.3V V <sub>CCB</sub> =3.3~5V		11		pF
				V <sub>CCA</sub> =1.2V V <sub>CCB</sub> =5V		0.01		pF
				V <sub>CCA</sub> =1.2V V <sub>CCB</sub> =1.8V		0.01		pF
			$C_L=0$ , f=10MHz			0.01		pF
	A Port Input B Port Output		OE=GND	$V_{CCA}=1.8V$ $V_{CCB}=1.8V$		0.01		pF
			(Output Disabled)	V <sub>CCB</sub> =2.5V		0.01		pF
				$V_{CCA}=2.5V$ $V_{CCB}=5V$		0.01		pF
				V <sub>CCA</sub> =3.3V V <sub>CCB</sub> =3.3~5V		0.01		pF



## Preliminary

## CMOS IC

### OPERATING CHARACTERISTICS (Cont.)

PARAMETER		SYMBOL	L TEST CONDITIONS		MIN	TYP	MAX	UNIT
Power Dissipation Capacitance	B Port Input A Port Output	Cpda	C <sub>L</sub> =0, f=10MH <sub>Z</sub> t <sub>r</sub> =t <sub>f</sub> =1nS OE=GND (Output Disabled)	V <sub>CCA</sub> =1.2V V <sub>CCB</sub> =5V		0.01		pF
				V <sub>CCA</sub> =1.2V V <sub>CCB</sub> =1.8V		0.01		pF
				V <sub>CCA</sub> =1.5V		0.01		pF
				V <sub>CCA</sub> =1.8V V <sub>CCB</sub> =1.8V		0.01		pF
						0.01		pF
				V <sub>CCA</sub> =2.5V V <sub>CCB</sub> =5V		0.01		pF
				V <sub>CCA</sub> =3.3V V <sub>CCB</sub> =3.3~5V		0.01		pF
	A Port Input B Port Output	С <sub>РDB</sub>	C <sub>L</sub> =0, f=10MH <sub>Z</sub> t <sub>r</sub> =t <sub>f</sub> =1nS OE=V <sub>CCA</sub> (Output Enabled)	V <sub>CCA</sub> =1.2V V <sub>CCB</sub> =5V		38.1		pF
				V <sub>CCA</sub> =1.2V V <sub>CCB</sub> =1.8V		28		pF
				V <sub>CCA</sub> =1.5V V <sub>CCB</sub> =1.8V		28		pF
				V <sub>CCA</sub> =1.8V V <sub>CCB</sub> =1.8V		28		pF
				V <sub>CCA</sub> =2.5V V <sub>CCB</sub> =2.5V		29		pF
				V <sub>CCA</sub> =2.5V V <sub>CCB</sub> =5V		29		pF
				V <sub>CCB</sub> =3.3~5V		29		pF
	B Port Input A Port Output					25.4		pF
				$V_{CCA}=1.2V$ $V_{CCB}=1.8V$		19		pF
				$V_{CCA}$ =1.5V $V_{CCB}$ =1.8V		18		pF
				$V_{CCA}=1.8V$ $V_{CCB}=1.8V$		18		pF
				$V_{CCA}=2.5V$ $V_{CCB}=2.5V$		19		pF
				$V_{CCA}=2.5V$ $V_{CCB}=5V$		21		pF
				V <sub>CCA</sub> =3.3V V <sub>CCB</sub> =3.3~5V		22		pF



## Preliminary


### OPERATING CHARACTERISTICS (Cont.)

PARAMETER		SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Power Dissipation Capacitance	A Port Input B Port Output	С <sub>РDB</sub>	C <sub>L</sub> =0, f=10MH <sub>Z</sub> t <sub>r</sub> =t <sub>r</sub> =1nS OE=GND (Output Disabled)	V <sub>CCA</sub> =1.2V V <sub>CCB</sub> =5V		0.01		pF
				V <sub>CCA</sub> =1.2V V <sub>CCB</sub> =1.8V		0.01		pF
				V <sub>CCA</sub> =1.5V V <sub>CCB</sub> =1.8V		0.01		pF
				V <sub>CCA</sub> =1.8V V <sub>CCB</sub> =1.8V		0.01		pF
				V <sub>CCA</sub> =2.5V V <sub>CCB</sub> =2.5V		0.01		pF
				V <sub>CCA</sub> =2.5V V <sub>CCB</sub> =5V		0.01		pF
				V <sub>CCA</sub> =3.3V V <sub>CCB</sub> =3.3~5V		0.03		pF
	B Port Input A Port Output			V <sub>CCA</sub> =1.2V V <sub>CCB</sub> =5V		0.01		pF
				V <sub>CCA</sub> =1.2V V <sub>CCB</sub> =1.8V		0.01		pF
				V <sub>CCA</sub> =1.5V V <sub>CCB</sub> =1.8V		0.01		pF
				V <sub>CCA</sub> =1.8V V <sub>CCB</sub> =1.8V		0.01		pF
				V <sub>CCA</sub> =2.5V V <sub>CCB</sub> =2.5V		0.01		pF
				V <sub>CCA</sub> =2.5V V <sub>CCB</sub> =5V		0.01		pF
				V <sub>CCA</sub> =3.3V V <sub>CCB</sub> =3.3~5V		0.04		pF



#### TEST CIRCUIT AND WAVEFORMS

Load Circuit



- Notes: 1. C<sub>L</sub> includes probe and jig capacitance.
  - 2. The outputs are measured one at a time, with one transition per measurement.
  - 3.  $t_{\mathsf{PLH}}$  and  $t_{\mathsf{PHL}}$  are the same as  $t_{\mathsf{PD}}.$
  - 4.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.
  - 5.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.
  - 6. All parameters and waveforms are not applicable to all devices.



#### DETAILED DESCRIPTION

#### Overview

The **UTXB0104** device is a 4-bit, directionless voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.2V to 3.6V, while the B port can accept I/O voltages from 1.65V to 5.5V. The device is a buffered architecture with edge-rate accelerators (one-shots) to improve the overall data rate. This device can only translate push-pull CMOS logic outputs. If for open-drain signal translation, please refer to the **UTC UTXS010X** products.

#### Architecture

The **UTXB0104** architecture (see Figure 1) does not require a direction-control signal to control the direction of data flow from A to B or from B to A. In a dc state, the output drivers of the **UTXB0104** can maintain a high or low, but are designed to be weak, so that they can be overdriven by an external driver when data on the bus starts flowing the opposite direction.




Figure 1. Architecture of UTXB0104 I/O Cell

The output one-shots detect rising or falling edges on the A or B ports. During a rising edge, the one-shot turns on the PMOS transistors (T1, T3) for a short duration, which speeds up the low-to-high transition. Similarly, during a falling edge, the one-shot turns on the NMOS transistors (T2, T4) for a short duration, which speeds up the high-to-low transition. The typical output impedance during output transition is  $70\Omega$  at V<sub>CCO</sub> = 1.2V to 1.8V,  $50\Omega$  at V<sub>CCO</sub> = 1.8V to 3.3V, and  $40\Omega$  at V<sub>CCO</sub> = 3.3V to 5V.

#### Enable and Disable

The **UTXB0104** has an OE input that is used to disable the device by setting OE=LOW, which places all I/Os in the high-impedance (Hi-Z) state. The disable time ( $t_{dis}$ ) indicates the delay between when OE goes low and when the outputs acutally get disabled (Hi-Z). The enable time ( $t_{en}$ ) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.



### DETAILED DESCRIPTION (Cont.)

#### Pull-up or Pull-down Resistors on I/O Lines

The **UTXB0104** is designed to drive capacitive loads of up to 70pF. The output drivers of the **UTXB0104** have low dc drive strength. If pullup or pulldown resistors are connected externally to the data I/Os, their values must be kept higher than 50 k $\Omega$  to ensure that they do not contend with the output drivers of the **UTXB0104**. For the same reason, the **UTXB0104** should not be used in applications such as I<sup>2</sup>C or 1-Wire where an open-drain driver is connected on the bidirectional data I/O. For these applications, use a device from the UTC UTXS01xx series of level translators.

#### **Device Functional Modes**


The **UTXB0104** device has two functional modes, enabled and disabled. To disable the device, set the OE input to low, which places all I/Os in a high impedance state. Setting the OE input to high will enable the device.

#### **Power Supply Recommendations**

During operation, ensure that  $V_{CCA} \le V_{CCB}$  at all times. During power-up sequencing,  $V_{CCA} \ge V_{CCB}$  does not damage the device, so any power supply can be ramped up first. The **UTXB0104** has circuitry that disables all output ports when either  $V_{CC}$  is switched off ( $V_{CCA/B} = 0V$ ). The output-enable (OE) input circuit is designed so that it is supplied by  $V_{CCA}$  and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the OE input pin must be tied to GND through a pull-down resistor and must not be enabled until  $V_{CCA}$  and  $V_{CCB}$  are fully ramped and stable. The minimum value of the pull-down resistor to ground is determined by the current-sourcing capability of the driver.



### TYPICAL APPLICATION CIRCUIT



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

