

ATUDEO

FEATURES	DGG, DGV, OR DL PACKAGE
<ul> <li>Member of the Texas Instruments Widebus™ Family</li> </ul>	(TOP VIEW)
Operates From 1.65 V to 3.6 V	1 <del>0E1</del> [] 1 48 ] 1 <del>0E2</del>
<ul> <li>Inputs Accept Voltages to 5.5 V</li> </ul>	1Y1 <b>[</b> 2 47 <b>]</b> 1A1
• Max t <sub>pd</sub> of 4.2 ns at 3.3 V	1Y2 <b>[</b> ] 3 46 <b>[</b> ] 1A2
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> </ul>	GND <b>4</b> 45 GND
<0.8 V at $V_{CC}$ = 3.3 V, $T_A$ = 25°C	1Y3 <b>[</b> 5 44 <b>]</b> 1A3
<ul> <li>Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)</li> </ul>	
>2 V at $V_{CC} = 3.3$ V, $T_A = 25^{\circ}C$	$V_{CC}$ $\begin{bmatrix} 7 & 42 \end{bmatrix} V_{CC}$
<ul> <li>I<sub>off</sub> Supports Partial-Power-Down Mode</li> </ul>	1Y5 [] 8 41 [] 1A5 1Y6 [] 9 40 [] 1A6
Operation	GND [] 10 39 [] GND
Supports Mixed-Mode Signal Operation on All	1Y7   11 38   1A7
Ports (5-V Input/Output Voltage	1Y8 12 37 1A8
With 3.3-V V <sub>cc</sub> )	2Y1 13 36 2A1
Bus Hold on Data Inputs Eliminates the Need	2Y2 14 35 2A2
for External Pullup/Pulldown Resistors	GND [ 15 34 ] GND
Latch-Up Performance Exceeds 250 mA Per	2Y3 🛛 16 🛛 33 🗍 2A3
JESD 17	2Y4 🛛 17 32 🗍 2A4
ESD Protection Exceeds JESD 22	V <sub>CC</sub> [] 18 31 [] V <sub>CC</sub>
– 2000-V Human-Body Model (A114-A)	2Y5 19 30 2A5
	2Y6 20 29 2A6
– 1000-V Charged-Device Model (C101)	
	2Y8 23 26 2A8 20E1 24 25 20E2
	2 <del>0E1</del> 242520E2

### **DESCRIPTION/ORDERING INFORMATION**

This 16-bit buffer/driver is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74LVCH16541A is a noninverting 16-bit buffer composed of two 8-bit sections with separate output-enable signals. For either 8-bit buffer section, the two output-enable (10E1 and 10E2 or 20E1 and 20E2) inputs must be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 8-bit buffer section are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

T <sub>A</sub>	PAC	(AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	SSOP – DL	Tube	SN74LVCH16541ADL			
-40°C to 85°C	550P - DL	Tape and reel	SN74LVCH16541ADLR	– LVCH16541A		
	TSSOP – DGG	Tape and reel	SN74LVCH16541ADGGR	LVCH16541A		
	TVSOP – DGV	Tape and reel	SN74LVCH16541ADGVR	LDH541A		

#### **ORDERING INFORMATION**

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at (1) www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

## SN74LVCH16541A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS567H-MARCH 1996-REVISED MARCH 2005

#### TEXAS INSTRUMENTS www.ti.com

## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### FUNCTION TABLE (EACH 8-BIT SECTION)

	INPUTS	OUTPUT	
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	н
н	Х	Х	Z
Х	н	Х	Z



#### LOGIC DIAGRAM (POSITIVE LOGIC)

## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>	Input voltage range <sup>(2)</sup>			
Vo	Voltage range applied to any output in the h	-0.5	6.5	V	
Vo	Voltage range applied to any output in the h	-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current V <sub>O</sub> < 0			-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through $V_{CC}$ or GND			±100	mA
		DGG package		70	
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DGV package		58	°C/W
		DL package		63	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V<sub>CC</sub> is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

### **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT	
V	Supply voltage	Operating	1.65	3.6	V	
V <sub>CC</sub>	Supply voltage	Data retention only				
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65  imes V_{CC}$			
V <sub>IH</sub>	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
VI	Input voltage		0	5.5	V	
N/	Outrast such a se	High or low state			V	
Vo	V <sub>O</sub> Output voltage	3-state	0	5.5	V	
		V <sub>CC</sub> = 1.65 V		-4		
		V <sub>CC</sub> = 2.3 V		-8		
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 V$		-12	mA	
		$V_{CC} = 3 V$		-24		
		V <sub>CC</sub> = 1.65 V		4		
	Low lovel output ourrent	V <sub>CC</sub> = 2.3 V		8	~ ^	
I <sub>OL</sub>	Low-level output current	$V_{CC} = 2.7 V$		12	mA	
		$V_{CC} = 3 V$		24		
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

 All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## SN74LVCH16541A **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCAS567H-MARCH 1996-REVISED MARCH 2005

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP <sup>(1)</sup> MAX	UNIT		
	I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> – 0.2			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			
N/	$I_{OH} = -8 \text{ mA}$	2.3 V	1.7	V		
V <sub>OH</sub>	L = 12 mA	2.7 V	2.2	v		
	$I_{OH} = -12 \text{ mA}$	3 V	2.4			
	I <sub>OH</sub> = -24 mA	3 V	2.2			
	I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V	0.2			
	$I_{OL} = 4 \text{ mA}$	1.65 V	0.45			
V <sub>OL</sub>	$I_{OL} = 8 \text{ mA}$	2.3 V	0.7	V		
	$I_{OL} = 12 \text{ mA}$	2.7 V	0.4			
	$I_{OL} = 24 \text{ mA}$	3 V	0.55			
I <sub>I</sub>	V <sub>I</sub> = 0 to 5.5 V	3.6 V	±5	μA		
	$V_{I} = 0.58 V^{(2)}$	1.65 V	(2)			
	V <sub>I</sub> = 1.07 V	1.05 V	(2)	μA		
	V <sub>1</sub> = 0.7 V	2.3 V	45			
I <sub>I(hold)</sub>	V <sub>I</sub> = 1.7 V	2.3 V	-45			
	V <sub>I</sub> = 0.8 V	3 V	75			
	V <sub>1</sub> = 2 V	3 V	-75			
	V <sub>I</sub> = 0 to 3.6 V <sup>(3)</sup>	3.6 V	±500			
I <sub>off</sub>	$V_1 \text{ or } V_0 = 5.5 \text{ V}$	0	±10	μA		
I <sub>OZ</sub>	$V_0 = 0$ to 5.5 V	3.6 V	±10	μA		
	V <sub>I</sub> = V <sub>CC</sub> or GND	261/	20	۸		
I <sub>CC</sub>	$\frac{1}{3.6 \text{ V} \le \text{V}_1 \le 5.5 \text{ V}^{(4)}}  I_{\text{O}} = 0$	3.6 V	20	μA		
$\Delta I_{CC}$	One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or G	ND 2.7 V to 3.6 V	500	μA		
C <sub>i</sub>	$V_{I} = V_{CC}$ or GND	3.3 V	5	pF		
Co	$V_0 = V_{CC}$ or GND	3.3 V	6.5	pF		

(1)

All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. This information was not available at the time of publication. (2)

(3) This is the bus-hold maximum dynamic current required to switch the input from one state to another.

(4) This applies in the disabled state only.

#### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = 1 ± 0.2		V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = 3 ± 0.3	3.3 V 8 V	UNIT
		(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	(1)	(1)	(1)	(1)		5	1.1	4.2	ns
t <sub>en</sub>	OE	Y	(1)	(1)	(1)	(1)		6.9	1.5	5.6	ns
t <sub>dis</sub>	OE	Y	(1)	(1)	(1)	(1)		7.4	1.9	6.8	ns

(1) This information was not available at the time of publication.

### **Operating Characteristics**

 $T_A = 25^{\circ}C$ 


	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT		
C	Power dissipation capacitance	Outputs enabled	f = 10 MHz	(1)	(1)	35	٥F	
C <sub>pd</sub>	per buffer/driver	Outputs disabled		(1)	(1)	4	рн	

(1) This information was not available at the time of publication.

## SN74LVCH16541A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

TEXAS INSTRUMENTS www.ti.com

SCAS567H-MARCH 1996-REVISED MARCH 2005



#### VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

ENABLE AND DISABLE TIMES

LOW- AND HIGH-LEVEL ENABLING

- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms

6



### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•		Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material (6)	(3)		(4/5)	
SN74LVCH16541ADGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16541A	Samples
SN74LVCH16541ADGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LDH541A	Samples
SN74LVCH16541ADL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16541A	Samples
SN74LVCH16541ADLG4	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16541A	Samples
SN74LVCH16541ADLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16541A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

10-Dec-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	All dimensions are nominal											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCH16541ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVCH16541ADGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74LVCH16541ADLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

17-Dec-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCH16541ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVCH16541ADGVR	TVSOP	DGV	48	2000	853.0	449.0	35.0
SN74LVCH16541ADLR	SSOP	DL	48	1000	367.0	367.0	55.0

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



## **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

#### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



# **DGG0048A**

# DGG0048A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGG0048A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated