

## TPD2E2U06-Q1 汽车类双通道高速 ESD 保护器件

### 1 特性

- 符合 AEC-Q101 标准
- IEC 61000-4-2 4 级静电放电 (ESD) 保护
  - ±25kV (接触放电)
  - ±30kV (气隙放电)
- ISO 10605 (330pF, 330Ω) ESD 保护
  - ±20kV (接触放电)
  - ±25kV (气隙放电)
- IO 电容值: 1.5pF (典型值)
- 直流击穿电压: 6.5V (最小值)
- 超低泄漏电流: 10nA (最大值)
- 低 ESD 钳位电压
- 工业温度范围: -40°C 至 +125°C
- 易于布线的小型 DBZ 和 DCK 封装

### 2 应用

- 终端设备
  - 音响主机
  - 后座娱乐系统
  - 远程信息处理
  - 导航模块
  - 介质接口
- 接口
  - USB 2.0
  - 以太网
  - 天线
  - LVDS
  - I<sup>2</sup>C

### 3 说明


TPD2E2U06-Q1 是一款低电容瞬态电压抑制器 (TVS) 静电放电 (ESD) 保护二极管阵列。该双通道 ESD 保护二极管的额定 ESD 冲击消散值高于 IEC 61000-4-2 国际标准中规定的最高水平。TPD2E2U06-Q1 具有 1.5pF 线性电容, 非常适用于保护 USB 2.0、以太网、LVDS、天线和 I<sup>2</sup>C 等接口。

#### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
TPD2E2U06-Q1	SOT23 (3)	2.92mm × 1.30mm
TPD2E2U06-Q1	SC70 (3)	2.00mm × 1.25mm

(1) 要了解所有可用封装, 请见数据表末尾的可订购产品附录。

简化电路原理图



Copyright © 2016, Texas Instruments Incorporated



## 目录

<b>1</b>	特性 .....	<b>1</b>	7.3	Feature Description .....	<b>8</b>
<b>2</b>	应用 .....	<b>1</b>	7.4	Device Functional Modes .....	<b>9</b>
<b>3</b>	说明 .....	<b>1</b>	<b>8</b>	<b>Application and Implementation</b> .....	<b>10</b>
<b>4</b>	修订历史记录 .....	<b>2</b>	8.1	Application Information .....	<b>10</b>
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	8.2	Typical Application .....	<b>10</b>
<b>6</b>	<b>Specifications</b> .....	<b>4</b>	<b>9</b>	<b>Power Supply Recommendations</b> .....	<b>12</b>
6.1	Absolute Maximum Ratings .....	<b>4</b>	<b>10</b>	<b>Layout</b> .....	<b>12</b>
6.2	ESD Ratings—AEC Specification .....	<b>4</b>	10.1	Layout Guidelines .....	<b>12</b>
6.3	ESD Ratings—IEC Specification .....	<b>4</b>	10.2	Layout Example .....	<b>12</b>
6.4	ESD Ratings—ISO Specification .....	<b>4</b>	<b>11</b>	器件和文档支持 .....	<b>13</b>
6.5	Recommended Operating Conditions .....	<b>4</b>	11.1	文档支持 .....	<b>13</b>
6.6	Thermal Information .....	<b>4</b>	11.2	社区资源 .....	<b>13</b>
6.7	Electrical Characteristics .....	<b>5</b>	11.3	商标 .....	<b>13</b>
6.8	Typical Characteristics .....	<b>6</b>	11.4	静电放电警告 .....	<b>13</b>
<b>7</b>	<b>Detailed Description</b> .....	<b>8</b>	11.5	Glossary .....	<b>13</b>
7.1	Overview .....	<b>8</b>	<b>12</b>	机械、封装和可订购信息 .....	<b>13</b>
7.2	Functional Block Diagram .....	<b>8</b>			

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。



<b>Changes from Revision C (March 2016) to Revision D</b>	<b>Page</b>
• 已更新特性、应用和说明 .....	<b>1</b>
• 已更新ESD Ratings—AEC Specification表 .....	<b>1</b>

<b>Changes from Revision B (December 2014) to Revision C</b>	<b>Page</b>
• 已增加 DCK 封装 .....	<b>1</b>
• 已在 Thermal Information表中增加 DCK 热性能数据 .....	<b>1</b>

<b>Changes from Revision A (December 2014) to Revision B</b>	<b>Page</b>
• Added temperature specification to $V_{BR}$ TEST CONDITIONS. ....	<b>5</b>

<b>Changes from Original (December 2014) to Revision A</b>	<b>Page</b>
• 最初发布的完整版文档。 ....	<b>1</b>

## 5 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	IO1	I/O	The IO1 and IO2 pins are an ESD protected channel. Connect these pins to the data line as close to the connector as possible.
2	IO2	I/O	
3	GND	G	The GND (ground) pin is connected to ground.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
$I_{PP}$	Peak pulse current ( $t_p = 8/20 \mu\text{s}$ )		5.5 <sup>(2)</sup>	A
$P_{PP}$	Peak pulse power ( $t_p = 8/20 \mu\text{s}$ )		75 <sup>(2)</sup>	W
$T_J$	Junction temperature	-40	125	°C
$T_{stg}$	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Measured at 25°C.

### 6.2 ESD Ratings—AEC Specification

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±10000	V
		Charged device model (CDM), per AEC Q100-011	±1000	

(1) AAEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 ESD Ratings—IEC Specification

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	IEC 61000-4-2	Contact discharge	V
			Air-gap discharge	

### 6.4 ESD Ratings—ISO Specification

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	ISO 10605 (330 pF, 330 $\Omega$ )	Contact discharge	V
			Air-gap discharge	

### 6.5 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{IO}$	Input pin voltage	0	5.5	V
$T_A$	Operating free air temperature	-40	125	°C

### 6.6 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPD2E2U06-Q1		UNIT
		DBZ (SOT23)	DCK (SC70)	
		3 PINS	3 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	439.5	308.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	194.9	170.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	173.9	89.2	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	53.7	34.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	172	88.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.7 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{RWM}$	Reverse stand-off voltage	$I_{IO} < 10 \mu A$			5.5	V
$V_{CLAMP}$	IO to GND	$I_{PP} = 1 A, TLP^{(1)(2)}$		9.7		V
		$I_{PP} = 5 A, TLP^{(1)(2)}$		12.4		
$V_{CLAMP}$	GND to IO	$I_{PP} = 1 A, TLP^{(1)(2)}$		1.9		V
		$I_{PP} = 5 A, TLP^{(1)(2)}$		4		
$R_{DYN}$	Dynamic resistance	IO to GND <sup>(3)(2)</sup>		0.6		$\Omega$
		GND to IO <sup>(3)(2)</sup>		0.4		
$C_L$	Line capacitance	$f = 1 MHz, V_{BIAS} = 2.5 V^{(2)}$		1.5	1.9	pF
$C_{CROSS}$	Channel-to-channel input capacitance	Pin 3 = 0 V, $f = 1 MHz, V_{BIAS} = 2.5 V$ , between channel pins <sup>(2)</sup>		0.02	0.03	pF
$\Delta_{CL}$	Variation of channel input capacitance	Pin 3 = 0 V, $f = 1 MHz, V_{BIAS} = 2.5 V$ , Pin 1 to GND – Pin 2 to GND <sup>(2)</sup>		0.03	0.1	pF
$V_{BR}$	Break-down voltage	$I_{IO} = 1 mA^{(2)}$	6.5		8.5	V
$I_{LEAK}$	Leakage current	$V_{IO} = 2.5 V$		1	10	nA

(1) Transmission Line Pulse with 10-ns rise time, 100-ns width.

(2) Measured at 25°C.

(3) Extraction of  $R_{DYN}$  Using least squares fit of TLP characteristics between  $I = 20 A$  and  $I = 30 A$ .

### 6.8 Typical Characteristics

Measured at  $T_A = 25^\circ\text{C}$  unless otherwise specified




图 1. TLP, Data to GND




图 2. TLP, GND to Data




图 3. IEC 61000-4-2 Clamping Voltage, 8-kV Contact




图 4. IEC 61000-4-2 Clamping Voltage, -8-kV Contact




图 5. IV Curve,  $T_A = 25^\circ\text{C}$




图 6.  $I_{LEAK}$  vs Temperature,  $V_{IN} = 2.5\text{ V}$

Typical Characteristics (接下页)

Measured at  $T_A = 25^\circ\text{C}$  unless otherwise specified




图 7. Capacitance Across  $V_{BIAS}$   
 $f = 1 \text{ MHz}$




图 8. Surge Curve ( $t_p = 8/20 \mu\text{s}$ )  
IO TO GND





图 9. Insertion Loss

## 7 Detailed Description

### 7.1 Overview

The TPD2E2U06-Q1 device is a TVS ESD protection diode array with low capacitance. It is rated to dissipate ESD strikes above the maximum level specified in the IEC 61000-4-2 international standard. The 1.5-pF line capacitance makes it ideal for protecting interfaces such as USB 2.0, LVDS, Antenna, and I<sup>2</sup>C.

### 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

### 7.3 Feature Description

The TPD2E2U06-Q1 device is a TVS ESD protection diode array with low capacitance. It is rated to dissipate ESD strikes above the maximum level specified in the IEC 61000-4-2 international standard. The 1.5-pF line capacitance makes it ideal for protecting interfaces such as USB 2.0, LVDS, Antenna, and I<sup>2</sup>C.

#### 7.3.1 AEC-Q101 Qualified

This device is qualified to AEC-Q101 standards. It passes HBM H3B ( $\pm 8$  kV) and CDM C5 ( $\pm 1$  kV) ESD ratings and is qualified to operate from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

#### 7.3.2 IEC 61000-4-2 Level 4

The I/O pins can withstand ESD events up to  $\pm 25$ -kV contact and  $\pm 30$ -kV air. An ESD-surge clamp diverts the current to ground.

#### 7.3.3 IO Capacitance

The capacitance between each I/O pin to ground is 1.5 pF. These capacitances support data rates in excess of 1.5 Gbps.

#### 7.3.4 DC Breakdown Voltage

The DC breakdown voltage of each I/O pin is a minimum of 6.5 V. This ensures that sensitive equipment is protected from surges above the reverse standoff voltage of 5.5 V.

#### 7.3.5 Ultra-Low Leakage Current

The I/O pins feature an ultra-low leakage current of 10 nA (Maximum) with a bias of 2.5 V.

#### 7.3.6 Low ESD Clamping Voltage

The I/O pins feature an ESD clamp that is capable of clamping the voltage to 9.7 V ( $I_{PP} = 1$  A).

#### 7.3.7 Industrial Temperature Range

This device is designed to operate from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .



## Feature Description (接下页)

### 7.3.8 Small Easy-to-Route Packages

The layout of this device makes it simple and easy to add protection to an existing layout. The packages offers flow-through routing, requiring minimal modification to an existing layout.

### 7.4 Device Functional Modes

The TPD2E2U06-Q1 device is a passive integrated circuit that triggers when voltages are above  $V_{BR}$  or below the lower diodes  $V_f$  ( $-0.6$  V). During ESD events, voltages as high as  $\pm 30$  kV (air) can be directed to ground via the internal diode network. When the voltages on the protected line fall below the trigger levels of the TPD2E2U06-Q1 (usually within 10s of nano-seconds) the device reverts to passive.

## 8 Application and Implementation


### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPD2E2U06-Q1 device is a diode type TVS which is typically used to provide a path to ground for dissipating ESD events on hi-speed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low  $R_{DYN}$  of the triggered TVS holds this voltage,  $V_{CLAMP}$ , to a safe level for the protected IC.

### 8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

图 10. Typical USB Application Diagram

#### 8.2.1 Design Requirements

For this design example, one TPD2E2U06-Q1 device will be used in a USB 2.0 application. This will provide complete port protection.

Given the USB 2.0 application, the parameters listed in 表 1 are known.

表 1. Design Parameters

DESIGN PARAMETER	VALUE
Signal range on pins 1 or 2	0 V to 3.3 V
Operating frequency	240 MHz

## 8.2.2 Detailed Design Procedure


### 8.2.2.1 Signal Range

The TPD2E2U06-Q1 device has 2 identical protection channels for signal lines. The symmetry of the device provides flexibility when selecting which of the 2 I/O channels will protect which signal lines. Any I/O will support a signal range of 0 to 5.5 V.

### 8.2.2.2 Operating Frequency

The TPD2E2U06-Q1 device has a capacitance of 1.5 pF (typical), supporting USB 2.0 data rates.

## 8.2.3 Application Curve



**图 11. Insertion Loss Graph**

## 9 Power Supply Recommendations

This device is a passive ESD protection device and there is no need to power it. Make sure that the maximum voltage specifications for each line are not violated.


## 10 Layout

### 10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

### 10.2 Layout Example

This application is typical of a differential data pair application, such as USB 2.0.



**图 12. Routing with DBZ Package**

## 11 器件和文档支持

### 11.1 文档支持

#### 11.1.1 相关文档

相关文档请参见以下部分：

- 《阅读并理解 ESD 保护数据表》， [SLLA305](#)
- 《ESD 布局布线指南》， [SLVA680](#)
- 《TPD2E2U06QEVN 用户指南》， [SLVUAC6](#)。

### 11.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPD2E2U06QDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	22U6Q	<a href="#">Samples</a>
TPD2E2U06QDCKRQ1	ACTIVE	SC70	DCK	3	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	11X	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD2E2U06QDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
TPD2E2U06QDCKRQ1	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3



## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD2E2U06QDBZRQ1	SOT-23	DBZ	3	3000	213.0	191.0	35.0
TPD2E2U06QDCKRQ1	SC70	DCK	3	3000	180.0	180.0	18.0

## GENERIC PACKAGE VIEW

**DBZ 3**

**SOT-23 - 1.12 mm max height**

SMALL OUTLINE TRANSISTOR



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4203227/C

DBZ0003A



# PACKAGE OUTLINE

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



4214838/C 04/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration TO-236, except minimum foot length.

# EXAMPLE BOARD LAYOUT


DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
SCALE:15X



SOLDER MASK DETAILS

4214838/C 04/2017

NOTES: (continued)


- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR




SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:15X

4214838/C 04/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.


DCK0003A



# PACKAGE OUTLINE

SOT-SC70 - 1.1 max height

SMALL OUTLINE TRANSISTOR SC70



4220745/C 06/2021

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


DCK0003A

SOT-SC70 - 1.1 max height

SMALL OUTLINE TRANSISTOR SC70



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:18X



SOLDER MASK DETAILS

4220745/C 06/2021

NOTES: (continued)


- 3. Publication IPC-7351 may have alternate designs.
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DCK0003A

SOT-SC70 - 1.1 max height

SMALL OUTLINE TRANSISTOR SC70



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:18X

4220745/C 06/2021

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
6. Board assembly site may have different recommendations for stencil design.



## 重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 或 [ti.com.cn](https://www.ti.com.cn) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122

Copyright © 2021 德州仪器半导体技术（上海）有限公司