

October 1995 Revised March 2001

74LCX841

Low Voltage 10-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

General Description

The LCX841 consists of ten latches with 3-STATE outputs for bus organized system applications. The device is designed for low voltage (2.5V or 3.3V) $\rm V_{CC}$ applications with capability of interfacing to a 5V signal environment.

The LCX841 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs and outputs
- 2.3V 3.6V V_{CC} specifications provided
- 8.0 ns t_{PD} max ($V_{CC} = 3.3V$), 10 μ A I_{CC} max
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- \blacksquare ±24 mA output drive (V_{CC} = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:

Human Body Model > 2000V

Machine Model > 200V


Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:


Order Number	Package Number	Package Description
74LCX841WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74LCX841MSA	MSA24	24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74LCX841MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP) JEDEC MO-153, 4 4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Pin Descriptions

Pin Names	Description
D ₀ -D ₉	Data Inputs
LE	Latch Enable Input
ŌĒ	Output Enable Input
O ₀ -O ₉	3-STATE Latch Outputs

Truth Table


	Inputs	;	Internal	Output	Function
OE	LE	D	Q	0	Function
Х	Х	Х	Х	Z	High Z
Н	Н	L	L	Z	High Z
Н	Н	Н	Н	Z	High Z
Н	L	Х	NC	Z	Latched
L	Н	L	L	L	Transparent
L	Н	Н	Н	Н	Transparent
L	L	Х	NC	NC	Latched

H = HIGH Voltage Level

Functional Description

The LCX841 consists of ten D-type latches with 3-STATE outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transiOn the LE HIGH-to-LOW transition, the data that meets the setup and hold time is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH the bus output is in the high impedance state.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

L = LOW Voltage Level

X = Immaterial Z = High Impendance

NC = No Change

Absolute Maximum Ratings(Note 2) Symbol Parameter Value Conditions Units ٧ -0.5 to +7.0 Supply Voltage V_{CC} -0.5 to +7.0 ٧ DC Input Voltage V_{I} DC Output Voltage Output in 3-STATE Vo -0.5 to +7.0 ٧ -0.5 to $V_{CC} + 0.5$ Output in HIGH or LOW State (Note 3) DC Input Diode Current -50 V_I < GND mΑ I_{IK} V_O < GND DC Output Diode Current -50 I_{OK} mΑ +50 $V_O > V_{CC}$ DC Output Source/Sink Current ±50 lο mΑ I_{CC} DC Supply Current per Supply Pin ±100 mΑ DC Ground Current per Ground Pin ±100 mΑ I_{GND} Storage Temperature -65 to +150 °C T_{STG}

Recommended Operating Conditions (Note 4)

Symbol	Parameter			Max	Units
V _{CC}	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V
		3-STATE	0	5.5	V
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±24	
		$V_{CC} = 2.7V - 3.0V$		±12	mA
		$V_{CC} = 2.3V - 2.7V$		±8	
T _A	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V - 2.0V$, $V_{CC} = 3.0V$		0	10	ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Parameter Conditions	V _{CC}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Зуппон	i didiletei	Conditions	(V)	Min	Max	Ullits
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		v
/ _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 – 3.6		8.0	V
/он	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 – 3.6	V _{CC} - 0.2		
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		
		I _{OH} = -12 mA	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
/ _{OL}	LOW Level Output Voltage	I _{OH} = 100 μA	2.3 – 3.6		0.2	
		I _{OH} = 8 mA	2.3		0.6	
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
I	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 – 3.6		±5.0	μΑ
OZ	3-STATE Output Leakage	$0 \le V_O \le 5.5V$	2.3 – 3.6		±5.0	μΑ
		$V_I = V_{IH}$ or V_{IL}	2.3 – 3.0		±3.0	μΑ
OFF	Power-Off Leakage Current	$V_{1} \text{ or } V_{O} = 5.5 V$	0		10	μΑ

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC}	T _A = -40°0	C to +85°C	Units
Cymbol	i arameter	Conditions	(V)	Min	Max	Oilles
Icc	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		10	цΑ
		3.6V ≤ V _I , V _O ≤ 5.5V (Note 5)	2.3 – 3.6		±10	μΛ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μΑ

Note 5: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

	Parameter		$T_A = -40$ °C to $+85$ °C, $R_L = 500\Omega$					
Symbol		V _{CC} = 3.	$V_{CC} = 3.3V \pm 0.3V$ $C_L = 50 \text{ pF}$		V _{CC} = 2.7V C _L = 50 pF		$V_{CC} = 2.5V \pm 0.2V$ $C_L = 30 \text{ pF}$	
		C _L =						
		Min	Max	Min	Max	Min	Max	
t _{PHL}	Propagation Delay	1.5	7.0	1.5	7.5	1.5	8.4	20
t _{PLH}	D _n to O _n	1.5	7.0	1.5	7.5	1.5	8.4	ns
t _{PHL}	Propagation Delay	1.5	7.0	1.5	7.5	1.5	8.4	ns
t _{PLH}	LE to O _n	1.5	7.0	1.5	7.5	1.5	8.4	115
t _{PZL}	Output Enable Time	1.5	8.0	1.5	8.5	1.5	9.6	ns
t_{PZH}		1.5	8.0	1.5	8.5	1.5	9.6	115
t _{PLZ}	Output Disable Time	1.5	6.5	1.5	7.0	1.5	7.8	ns
t_{PHZ}		1.5	6.5	1.5	7.0	1.5	7.8	115
toshl	Output to Output Skew		1.0					ns
toslh	(Note 6)		1.0					115
t _S	Setup Time D _n to LE	2.5		2.5		4.0		ns
t _H	Hold Time D _n to LE	1.5		1.5		2.0		ns
t _W	LE Pulse Width	3.3		3.3		4.0		ns

Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	v _{cc}	$T_A = 25^{\circ}C$	Units
c y	. a.ao.o.	00.111.110.110		Typical	
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	v
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	-0.6	V

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
Co	Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_{I} = 0V$ or V_{CC} , $f = 10$ MHz	20	pF

AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)


Test	Switch
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6V at V_{CC} = 3.3 \pm 0.3V V_{CC} x 2 at V_{CC} = 2.5 \pm 0.2V
t _{PZH} ,t _{PHZ}	GND




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and t_{rec} Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic







FIGURE 2. Waveforms (Input Characteristics; f = 1 MHz, $t_r = t_f = 3 \text{ns}$)

Symbol	V _{cc}					
Symbol	$3.3V \pm 0.3V$	2.7V	2.5V ± 0.2V			
V _{mi}	1.5V	1.5V	V _{CC} /2			
V_{mo}	1.5V	1.5V	V _{CC} /2			
V _x	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V			
V _y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V			







24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC24

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com