

November 2001 Revised November 2001

74ALVCH162373

Low Voltage 16-Bit Transparent Latch with Bushold and 26 Ω Series Resistors in Outputs

General Description

The ALVCH162373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear to be transparent to the data when the Latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ($\overline{\rm OE}$) is LOW. When $\overline{\rm OE}$ is HIGH, the outputs are in a high impedance state.

The ALVCH162373 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

The ALVCH162373 is also designed with 26Ω series resistors in the outputs. This design reduces line noise in applications such as memory address driver, clock drivers and bus transceivers/transmitters.

The 74ALVCH162373 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with output compatibility up to 3.6V.

The 74ALVCH162373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- \blacksquare 1.65V to 3.6V $\rm V_{CC}$ supply operation
- 3.6V tolerant control inputs and outputs
- Bushold on data inputs eliminates the need for external pull-up/pull-down resistors
- \blacksquare 26 Ω series resistors in outputs
- \blacksquare t_{PD} (I_n to O_n)
 - 3.8 ns max for 3.0V to 3.6V $\rm V_{CC}$
 - 5.0 ns max for 2.3V to 2.7V V_{CC}
 - 9.0 ns max for 1.65V to 1.95V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:

Human body model > 2000V Machine model > 200V

Ordering Code:

Ordering Number Package Number		Package Description			
74ALVCH162373T	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide			

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Pin Descriptions

Pin Names	Description
ŌĒn	Output Enable Input (Active LOW)
LE _n	Latch Enable Input
I ₀ -I ₁₅	Bushold Inputs
O ₀ -O ₁₅	Outputs

Connection Diagram

		_	
_			
ŌE ₁ —	1	48	- LE ₁
o ₀ —	2	47	— I₀
01 —	3	46	— I ₁
GND -	4	45	— GNE
02 -	5	44	— I ₂
03 -	6	43	— I ₃
v _{cc} -	7	42	— v _{cc}
04 —	8	41	— I₄
05 -	9	40	— I ₅
GND -	10	39	— GND
o ₆ —	11	38	— I ₆
07 -	12	37	— I ₇
o ₈ —	13	36	— I ₈
o ₉ —	14	35	وا —
GND -	15	34	— GND
010 -	16	33	ا ب _{ا 0}
011 -	17	32	ا ب _{ا با}
v _{cc} -	18	31	- v _{cc}
012	19	30	- I _{1 2}
013 -	20	29	— I _{1 3}
GND -	21	28	— GNE
014 -	22	27	— I₁₄
015 -	23	26	— I ₁₅
OE ₂	24	25	- LE ₂
			I

Truth Tables

	Outputs		
LE ₁	OE ₁	I ₀ –I ₇	00-07
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	X	O ₀

	Inputs		Outputs
LE ₂	OE ₂	I ₈ -I ₁₅	O ₈ -O ₁₅
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	Х	O ₀


- H = HIGH Voltage Level
- = LOW Voltage Level
- = Immaterial (HIGH or LOW, control inputs may not float) = High Impedance
- O₀ = Previous O₀ before HIGH-to-LOW of Latch Enable

Functional Description

The 74ALVCH162373 contains sixteen edge D-type latches with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LEn) input is HIGH, data on the I_n enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time

its I input changes. When $\ensuremath{\mathsf{LE}}_n$ is LOW, the latches store information that was present on the I inputs a setup time preceding the HIGH-to-LOW transition on LE_n. The 3-STATE outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW the standard outputs are in the 2state mode. When $\overline{\text{OE}}_{\text{n}}$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

 $\begin{tabular}{lll} Supply Voltage (V_{CC}) & -0.5V to +4.6V \\ DC Input Voltage (V_I) & -0.5V to 4.6V \\ \end{tabular}$

Output Voltage (V $_{\rm O}$) (Note 2) $-0.5 \mbox{V}$ to V $_{\rm CC}$ +0.5 \mathbf{V}

DC Input Diode Current (I_{IK})

 $V_1 < 0V$ -50 mA

DC Output Diode Current (I_{OK})

 $V_O < 0V$ –50 mA

DC Output Source/Sink Current

 (I_{OH}/I_{OL}) ±50 mA

DC V_{CC} or GND Current per

Supply Pin (I_{CC} or GND) ± 100 mA

Storage Temperature Range (T_{STG}) $-65^{\circ}C$ to $+150^{\circ}C$

Recommended Operating Conditions (Note 3)

Power Supply

 $\label{eq:continuous} \begin{array}{c} \text{Operating} & \text{1.65V to 3.6V} \\ \text{Input Voltage (V_I)} & \text{0V to V}_{\text{CC}} \end{array}$

Minimum Input Edge Rate ($\Delta t/\Delta V$)

 $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ 10 ns/V

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I_O Absolute Maximum Rating must be observed, limited to 4.6V.

Note 3: Floating or unused control inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		1.65 - 1.95	0.65 x V _{CC}		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
V _{IL}	LOW Level Input Voltage		1.65 - 1.95		0.35 x V _{CC}	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		8.0	
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	1.65 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.65	1.2		
		$I_{OH} = -4 \text{ mA}$	2.3	1.9		
		$I_{OH} = -6 \text{ mA}$	2.3	1.7		V
			3.0	2.4		
		$I_{OH} = -8 \text{ mA}$	2.7	2		
		$I_{OH} = -12 \text{ mA}$	3.0	2		
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	1.65 - 3.6		0.2	
		$I_{OL} = 2 \text{ mA}$	1.65		0.45	
		$I_{OL} = 4 \text{ mA}$	2.3		0.4	
		$I_{OL} = 6 \text{ mA}$	2.3		0.55	V
			3.0		0.55	
		$I_{OL} = 8 \text{ mA}$	2.7		0.6	
		I _{OL} = 12 mA	3		0.8	
l _l	Input Leakage Current	$0 \le V_1 \le 3.6V$	3.6		±5.0	μΑ
I _{I(HOLD)}	Bushold Input Minimum	$V_{IN} = 0.58V$	1.65	25		
	Drive Hold Current	$V_{IN} = 1.07V$	1.65	-25		
		$V_{IN} = 0.7V$	2.3	45		
		$V_{IN} = 1.7V$	2.3	-45		μΑ
		$V_{IN} = 0.8V$	3.0	75		
		$V_{IN} = 2.0V$	3.0	-75		
		$0 < V_O \le 3.6V$	3.6		±500	
l _{oz}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	3.6		±10	μΑ
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ
Δl _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	3 - 3.6		750	μΑ

AC Electrical Characteristics

			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, R_L = 500\Omega$							
Symbol	Parameter		C _L = 50 pF			C _L = 30 pF			Units	
Symbol		$V_{CC} = 3.3V \pm 0.3V$		$V_{CC} = 2.7V$		$\textrm{V}_{\textrm{CC}} = \textrm{2.5V} \pm \textrm{0.2V}$		$V_{CC}=1.8V\pm0.15V$		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{PHL} , t _{PLH}	Propagation Delay Bus to Bus	1.3	3.8	1.5	5.0	1.0	4.5	1.5	9.0	ns
t _{PHL} , t _{PLH}	Propagation Delay LE to Bus	1.3	4.1	1.5	5.4	1.0	4.9	1.5	9.8	ns
t _{PZL} , t _{PZH}	Output Enable Time	1.3	4.4	1.5	5.9	1.0	5.4	1.5	9.8	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	1.3	4.5	1.5	4.9	1.0	4.4	1.5	7.9	ns
t _W	Pulse Width	1.5		1.5		1.5		4.0		ns
t _S	Setup Time	1.5		1.5		1.5		2.5		ns
t _H	Hold Time	1.0		1.0		1.0		1.0		ns

Capacitance

Symbol	Symbol Parameter		Conditions	T _A = -	Units	
Syllibol			Conditions	v _{cc}	Typical	Units
C _{IN}	Input Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	6	pF
C _{OUT}	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF
C _{PD}	Power Dissipation Capacitance O	utputs Enabled	$f = 10 \text{ MHz}, C_L = 50 \text{ pF}$	3.3	20	pF
				2.5	20	ρı

AC Loading and Waveforms





TABLE 1. Values for Figure 1

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t_{PZL}, t_{PLZ}	V _L
t_{PZH} , t_{PHZ}	GND

FIGURE 1. AC Test Circuit

TABLE 2. Variable Matrix (Input Characteristics: f= 1MHz; $t_r=t_f=$ 2ns; $Z_0=50\Omega)$

Symbol	V _{CC}						
Symbol	$3.3V \pm 0.3V$	2.7V	$\textbf{2.5V} \pm \textbf{0.2V}$	1.8V ± 0.15V			
V _{mi}	1.5V	1.5V	V _{CC} /2	V _{CC} /2			
V _{mo}	1.5V	1.5V	V _{CC} /2	V _{CC} /2			
V _X	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V			
V _Y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V			
V_L	6V	6V	V _{CC} *2	V _{CC} *2			






FIGURE 2. Waveform for Inverting and Non-Inverting Functions

FIGURE 3. 3-STATE Output HIGH Enable and Disable Times for Low Voltage Logic





FIGURE 4. 3-STATE Output LOW Enable and Disable Times for Low Voltage Logic

DATA



CONTROL INPUT

MR
OR
CLEAR


FIGURE 5. Propagation Delay, Pulse Width and $$t_{\mbox{\scriptsize REC}}$$ Waveforms

FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic

GND

 V_{CC}

GND



48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com