

# 用于数字输入模块的 ISO121x 隔离式 24V 至 60V 数字输入接收器

## 1 特性

- 符合 IEC 61131-2 针对 24V 隔离式数字输入的 1、2、3 类特性标准
- 支持 9V 至 300V 直流和交流数字输入设计（使用外部电阻器）
- 通过精确电流限制实现低功耗：
  - 对于 3 类，电流为 2.2mA 至 2.47mA
  - 可调电流，最高为 6.5mA
- 消除了对现场侧电源的需求
- 具有反极性保护功能的宽输入电压范围：±60V
- 断线检测（请参阅 TIDA-01509）
- 可配置为拉电流或灌电流输入
- 高数据速率：最高 4Mbps
- 多路复用器输出信号使能引脚
- 高瞬态抗扰性：±70kV/μs CMTI
- 宽电源电压范围 ( $V_{CC1}$ )：2.25V 至 5.5V
- 环境温度范围：-40°C 至 +125°C
- 紧凑型封装选项：
  - 单通道 ISO1211, SOIC-8
  - 双通道 ISO1212, SSOP-16
- 安全相关认证：
  - 符合 DIN V VDE V 0884-10 标准的基本绝缘
  - UL 1577 认证, 2500V<sub>RMS</sub> 绝缘
  - 可提供 CSA、CQC、TUV 认证

## 2 应用

- 可编程逻辑控制器 (PLC)
  - 数字输入模块
  - 混合 I/O 模块
- 电机驱动 I/O 和位置反馈
- CNC 控制
- 变电站自动化
- 数据采集
- 二进制输入模块

## 3 说明

ISO1211 和 ISO1212 器件是隔离式 24V 至 60V 数字输入接收器，符合 IEC 61131-2 1 类、2 类和 3 类特性标准。这些器件可以在可编程逻辑控制器 (PLC)、电机控制、电网基础设施和其他工业应用中实现 9V 至 300V 直流和交流数字输入模块。不同于具有分立式、不精确电流限制电路的传统光耦合器解决方案，ISO121x 器件提供具有精确电流限制的简单低功耗解决方案，可实现紧凑型和高密度 I/O 模块的设计。这些器件不需要现场侧电源，可配置为拉电流或灌电流输入。

ISO121x 器件的工作电压范围为 2.25V 至 5.5V，支持 2.5V、3.3V 和 5V 控制器。具有反极性保护的 ±60V 输入容差有助于确保输入引脚在可忽略的反向电流发生故障时受到保护。这些器件支持高达 4Mbps 的数据速率，可通过 150ns 的最小脉冲宽度，从而实现高速运行。ISO1211 器件适用于需要通道间隔离功能的设计，而 ISO1212 器件适用于多通道空间受限的设计。


与传统解决方案相比，ISO121x 器件减少了组件数量，简化了系统设计，提高了性能，降低了电路板温度。有关详细信息，请参阅《如何简化隔离式 24V PLC 数字输入模块设计》TI 技术手册、《如何提高电机驱动中的隔离式数字输入的速度和可靠性》TI 技术手册以及《如何设计用于 ±48V、110V 和 240V 直流和交流检测的隔离式比较器》TI 技术手册。

器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
ISO1211	SOIC (8)	4.90mm × 3.91mm
ISO1212	SSOP (16)	4.90mm × 3.90mm


(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

应用图表



Copyright © 2017, Texas Instruments Incorporated

ISO121x 器件与传统解决方案相比可降低电路板温度



a) 8-Ch With ISO1212 b) 8-Ch Traditional Solution Without Current Limit



## 目录

<b>1</b>	<b>特性</b> .....	<b>1</b>	<b>8.1</b>	<b>Overview</b> .....	<b>17</b>
<b>2</b>	<b>应用</b> .....	<b>1</b>	<b>8.2</b>	<b>Functional Block Diagram</b> .....	<b>17</b>
<b>3</b>	<b>说明</b> .....	<b>1</b>	<b>8.3</b>	<b>Feature Description</b> .....	<b>17</b>
<b>4</b>	<b>修订历史记录</b> .....	<b>2</b>	<b>8.4</b>	<b>Device Functional Modes</b> .....	<b>18</b>
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	<b>9</b>	<b>Application and Implementation</b> .....	<b>19</b>
<b>6</b>	<b>Specifications</b> .....	<b>5</b>	<b>9.1</b>	<b>Application Information</b> .....	<b>19</b>
6.1	Absolute Maximum Ratings .....	5	<b>9.2</b>	<b>Typical Application</b> .....	<b>19</b>
6.2	ESD Ratings .....	5	<b>10</b>	<b>Power Supply Recommendations</b> .....	<b>30</b>
6.3	Recommended Operating Conditions .....	5	<b>11</b>	<b>Layout</b> .....	<b>31</b>
6.4	Thermal Information .....	6	11.1	Layout Guidelines .....	31
6.5	Power Ratings .....	6	11.2	Layout Example .....	31
6.6	Insulation Specifications .....	7	<b>12</b>	<b>器件和文档支持</b> .....	<b>33</b>
6.7	Safety-Related Certifications .....	8	12.1	器件支持 .....	33
6.8	Safety Limiting Values .....	9	12.2	文档支持 .....	33
6.9	Electrical Characteristics—DC Specification .....	10	12.3	相关链接 .....	33
6.10	Switching Characteristics—AC Specification .....	11	12.4	接收文档更新通知 .....	33
6.11	Insulation Characteristics Curves .....	12	12.5	社区资源 .....	33
6.12	Typical Characteristics .....	13	12.6	商标 .....	33
<b>7</b>	<b>Parameter Measurement Information</b> .....	<b>14</b>	12.7	静电放电警告 .....	33
7.1	Test Circuits .....	14	12.8	术语表 .....	34
<b>8</b>	<b>Detailed Description</b> .....	<b>17</b>	<b>13</b>	<b>机械、封装和可订购信息</b> .....	<b>34</b>

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。


<b>Changes from Revision D (March 2018) to Revision E</b>	<b>Page</b>
• 已更改 $V_{IH}$ and $V_{IH}$ to $V_{IL}$ and $V_{IH}$ in the $R_{THR}$ resistor description in the <i>Setting Current Limit and Voltage Thresholds</i> section .....	<b>21</b>

<b>Changes from Revision C (February 2018) to Revision D</b>	<b>Page</b>
• 更新了特性和应用部分。在说明和相关文档部分中添加了新的 TI 技术手册参考。 .....	<b>1</b>
• Changed the unit for CPG from $\mu\text{m}$ to mm in the <i>Insulation Specifications</i> table .....	<b>7</b>
• 已更改 the <i>Functional Block Diagram</i> .....	<b>17</b>
• 已更改 $V_{IL}$ from min to typ in the $V_{IL}$ equation .....	<b>22</b>
• 已添加 the <i>Designing for Input Voltages Greater Than 60 V</i> section .....	<b>24</b>
• 已添加 the bidirectional implementation example to the <i>Sourcing and Sinking Inputs</i> section .....	<b>30</b>

<b>Changes from Revision B (September 2017) to Revision C</b>	<b>Page</b>
• 已添加 将断线检测添加到特性部分 .....	<b>1</b>
• 已添加 将多路复用器输出信号使能引脚添加到了特性部分中，更改了所有需要为 DW 和 D 封装完成的认证 .....	<b>1</b>
• 已更改 $R_{THR} = 5\text{ k}\Omega$ to $4\text{ k}\Omega$ in the <i>High-Level Voltage Transition Threshold vs Ambient Temperature</i> graph .....	<b>13</b>
• 已更改 the Type 1 $R_{TH}$ value from $3\text{ k}\Omega$ to $2.5\text{ k}\Omega$ in the <i>Surge, IEC ESD and EFT</i> table .....	<b>25</b>


<b>Changes from Revision A (September 2017) to Revision B</b>	<b>Page</b>
• 已更改 将状态从预告信息改为生产数据 .....	<b>1</b>

## 5 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	V <sub>CC1</sub>	—	Power supply, side 1
2	EN	I	Output enable. The output pin on side 1 is enabled when the EN pin is high or open. The output pin on side 1 is in the high-impedance state when the EN pin is low. In noisy applications, tie the EN pin to V <sub>CC1</sub> .
3	OUT	O	Channel output
4	GND1	—	Ground connection for V <sub>CC1</sub>
5	SUB	—	Internal connection to input chip substrate. Leave this pin unconnected on the board.
6	FGND	—	Field-side ground
7	IN	I	Field-side current input
8	SENSE	I	Field-side voltage sense

**ISO1212 DBQ Package  
16-Pin SSOP  
Top View**

**Pin Functions**

PIN		I/O	Description
NO.	NAME		
1	GND1	—	Ground connection for $V_{CC1}$
2	$V_{CC1}$	—	Power supply, side 1
3	EN	I	Output enable. The output pins on side 1 are enabled when the EN pin is high or open. The output pins on side 1 are in the high-impedance state when the EN pin is low. In noisy applications, tie the EN pin to $V_{CC1}$ .
4	OUT1	O	Channel 1 output
5	OUT2	O	Channel 2 output
6	NC	—	Not connected
7			
8	GND1	—	Ground connection for $V_{CC1}$
9	FGND2	—	Field-side ground, channel 2
10	IN2	I	Field-side current input, channel 2
11	SENSE2	I	Field-side voltage sense, channel 2
12	SUB2	—	Internal connection to input chip 2 substrate. Leave this pin unconnected on the board.
13	SUB1	—	Internal connection to input chip 1 substrate. Leave this pin unconnected on the board.
14	FGND1	—	Field-side ground, channel 1
15	IN1	I	Field-side current input, channel 1
16	SENSE1	I	Field-side voltage sense, channel 1

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
$V_{CC1}$	Supply voltage, control side	-0.5	6	V
$V_{OUTx}, V_{EN}$	Voltage on OUTx pins and EN pin	-0.5	$V_{CC1} + 0.5^{(2)}$	V
$I_O$	Output current on OUTx pins	-15	15	mA
$V_{INx}, V_{SENSEx}$	Voltage on IN and SENSE pins	-60	60	V
$V_{(ISO, FUNC)}$	Functional isolation between channels in ISO1212 on the field side	-60	60	V
$T_J$	Junction temperature	-40	150	°C
$T_{stg}$	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Maximum voltage must not exceed 6 V.

### 6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
$V_{CC1}$	Supply voltage input side		2.25	5.5	V
$V_{INx}, V_{SENSEx}$	Voltage on INx and SENSEx pins <sup>(1)</sup>		-60	60	V
$I_{OH}$	High-level output current from OUTx pin	$V_{CC1} = 5\text{ V}$	-4		mA
		$V_{CC1} = 3.3\text{ V}$	-3		
		$V_{CC1} = 2.5\text{ V}$	-2		
$I_{OL}$	Low-level output current into OUTx pin	$V_{CC1} = 5\text{ V}$		4	mA
		$V_{CC1} = 3.3\text{ V}$		3	
		$V_{CC1} = 2.5\text{ V}$		2	
$t_{UI}$	Minimum pulse width at SENSEx pins		150		ns
$T_A$	Ambient temperature		-40	125	°C

- (1) See the [Thermal Considerations](#) section.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		ISO1211	ISO1212	UNIT
		D (SOIC)	DBQ (SSOP)	
		8 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	146.1	116.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	63.1	56.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	80	64.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	9.6	27.9	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	79	64.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	—	—	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

## 6.5 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ISO1211</b>						
$P_D$	Maximum power dissipation, both sides	$V_{SENSE} = 60\text{ V}$ , $V_{CC1} = 5.5\text{ V}$ , $R_{SENSE} = 200\ \Omega$ , $R_{THR} = 0\ \Omega$ , $T_J = 150^\circ\text{C}$			450	mW
$P_{D1}$	Maximum power dissipation, output side (side 1)	$V_{CC1} = 5.5\text{ V}$ , $C_L = 15\text{ pF}$ , Input 2-MHz 50% duty-cycle square wave at SENSE pin, $T_J = 150^\circ\text{C}$			20	mW
$P_{D2}$	Maximum power dissipation, field input side	$V_{SENSE} = 60\text{ V}$ , $V_{CC1} = 5.5\text{ V}$ , $R_{SENSE} = 200\ \Omega$ , $R_{THR} = 0\ \Omega$ , $T_J = 150^\circ\text{C}$			430	mW
<b>ISO1212</b>						
$P_D$	Maximum power dissipation, both sides	$V_{SENSEX} = 60\text{ V}$ , $V_{CC1} = 5.5\text{ V}$ , $R_{SENSE} = 200\ \Omega$ , $R_{THR} = 0\ \Omega$ , $T_J = 150^\circ\text{C}$			900	mW
$P_{D1}$	Maximum power dissipation, output side (side 1)	$V_{CC1} = 5.5\text{ V}$ , $C_L = 15\text{ pF}$ , Input 2-MHz 50% duty-cycle square wave at SENSEx pins, $T_J = 150^\circ\text{C}$			40	mW
$P_{D2}$	Maximum power dissipation, field input side	$V_{SENSEX} = 60\text{ V}$ , $V_{CC1} = 5.5\text{ V}$ , $R_{SENSE} = 200\ \Omega$ , $R_{THR} = 0\ \Omega$ , $T_J = 150^\circ\text{C}$			860	mW

## 6.6 Insulation Specifications

PARAMETER		TEST CONDITIONS	SPECIFICATION		UNIT
			D-8	DBQ-16	
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	4	3.7	mm
CPG	External Creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	4	3.7	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	10.5	10.5	µm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	> 600	V
	Material Group	According to IEC 60664-1	I	I	
	Overvoltage category	Rated mains voltage ≤ 150 V <sub>RMS</sub>	I-IV	I-IV	
		Rated mains voltage ≤ 300 V <sub>RMS</sub>	I-III	I-III	
<b>DIN V VDE V 0884-10 (VDE V 0884-10):2006-12<sup>(2)</sup></b>					
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	566	566	V <sub>PK</sub>
V <sub>IOWM</sub>	Maximum working isolation voltage	AC voltage (sine wave); time-dependent dielectric breakdown (TDDb) test	400	400	V <sub>RMS</sub>
		DC voltage	566	566	V <sub>DC</sub>
V <sub>IOTM</sub>	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60 s (qualification), V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 1 s (100% production)	3600	3600	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(3)</sup>	Test method per IEC 60065-1, 1.2/50 µs waveform, V <sub>TEST</sub> = 1.3 × V <sub>IOSM</sub> = 5200 V <sub>PK</sub> (qualification)	4000	4000	V <sub>PK</sub>
q <sub>pd</sub>	Apparent charge <sup>(4)</sup>	Method a: After I/O safety test subgroup 2/3, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s; V <sub>pd(m)</sub> = 1.2 × V <sub>IORM</sub> = 680 V <sub>PK</sub> , t <sub>m</sub> = 10 s	< 5	< 5	pC
		Method a: After environmental tests subgroup 1, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s; V <sub>pd(m)</sub> = 1.3 × V <sub>IORM</sub> = 736 V <sub>PK</sub> , t <sub>m</sub> = 10 s	< 5	< 5	
		Method b1: At routine test (100% production) and preconditioning (type test), V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 1 s; V <sub>pd(m)</sub> = 1.5 × V <sub>IORM</sub> = 849 V <sub>PK</sub> , t <sub>m</sub> = 10 s	< 5	< 5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	V <sub>IO</sub> = 0.4 × sin(2 πft), f = 1 MHz	440	560	fF
R <sub>IO</sub>	Insulation resistance, input to output <sup>(5)</sup>	V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	> 10 <sup>12</sup>	Ω
		V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125 °C	> 10 <sup>11</sup>	> 10 <sup>11</sup>	
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150 °C	> 10 <sup>9</sup>	> 10 <sup>9</sup>	
	Pollution degree		2	2	
	Climatic category		40/125/21	40/125/21	
<b>UL 1577</b>					
V <sub>ISO</sub>	Withstand isolation voltage	V <sub>TEST</sub> = V <sub>ISO</sub> = 2500 V <sub>RMS</sub> , t = 60 s (qualification); V <sub>TEST</sub> = 1.2 × V <sub>ISO</sub> = 3000 V <sub>RMS</sub> , t = 1 s (100% production)	2500	2500	V <sub>RMS</sub>

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for *basic electrical insulation* only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-terminal device

## 6.7 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 and DIN EN 61010-1 (VDE 0411-1):2011-07	Certified according to IEC 60950-1 and IEC 62368-1	Recognized under UL 1577 Component Recognition Program	Certified according to GB4943.1-2011	Certified according to EN 61010-1:2010 (3rd Ed) and EN 60950-1:2006/A11:2009/A1:2010/A12:2011/A2:2013
Basic Insulation, Maximum Transient Isolation Voltage, 3600 V <sub>PK</sub> , Maximum Repetitive Peak Isolation Voltage, 566 V <sub>PK</sub> , Maximum Surge Isolation Voltage, 4000 V <sub>PK</sub>	370 V <sub>RMS</sub> (ISO1212) and 400 V <sub>RMS</sub> (ISO1211) Basic Insulation working voltage per CSA 60950-1-07+A1 + A2 and IEC 60950-1 2nd Ed. + A1 + A2 300 V <sub>RMS</sub> Basic Insulation working voltage per CSA 62368-1-14 and IEC 62368-1 2nd Ed.	Single protection, 2500 V <sub>RMS</sub>	Basic Insulation, Altitude ≤ 5000m, Tropical Climate, 400 V <sub>RMS</sub> maximum working voltage	Basic insulation per EN 61010-1:2010 (3rd Ed) up to working voltage of 300 V <sub>RMS</sub> , Basic insulation per EN 60950-1:2006/A11:2009/A1:2010/A12:2011/A2:2013 up to working voltage of 370 V <sub>RMS</sub> (ISO1212) and 400 V <sub>RMS</sub> (ISO1211)
Certificate number: 40016131	Master contract number: 220991	File number: E181974	ISO1211 Certificate number: CQC15001121656, ISO1212 Certification Planned	Client ID number: 77311



## 6.8 Safety Limiting Values

Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ISO1211</b>					
I <sub>S</sub>	Safety input, output, or supply current - side 1	R <sub>θJA</sub> = 146.1°C/W, V <sub>I</sub> = 2.75 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 1</a>		310	mA
		R <sub>θJA</sub> = 146.1°C/W, V <sub>I</sub> = 3.6 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 1</a>		237	
		R <sub>θJA</sub> = 146.1°C/W, V <sub>I</sub> = 5.5 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 1</a>		155	
I <sub>S</sub>	Safety input current - field side	R <sub>θJA</sub> = 146.1°C/W, V <sub>I</sub> = 24 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 1</a>		35	mA
		R <sub>θJA</sub> = 146.1°C/W, V <sub>I</sub> = 36 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 1</a>		23	
		R <sub>θJA</sub> = 146.1°C/W, V <sub>I</sub> = 60 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 1</a>		14	
P <sub>S</sub>	Safety input, output, or total power	R <sub>θJA</sub> = 146.1°C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 2</a>		855	mW
T <sub>S</sub>	Maximum safety temperature			150	°C
<b>ISO1212</b>					
I <sub>S</sub>	Safety input, output, or supply current - side 1	R <sub>θJA</sub> = 116.9°C/W, V <sub>I</sub> = 2.75 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 3</a>		389	mA
		R <sub>θJA</sub> = 116.9°C/W, V <sub>I</sub> = 3.6 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 3</a>		297	
		R <sub>θJA</sub> = 116.9°C/W, V <sub>I</sub> = 5.5 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 3</a>		194	
I <sub>S</sub>	Safety input current - field side	R <sub>θJA</sub> = 116.9°C/W, V <sub>I</sub> = 24 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 3</a>		44	mA
		R <sub>θJA</sub> = 116.9°C/W, V <sub>I</sub> = 36 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 3</a>		29	
		R <sub>θJA</sub> = 116.9°C/W, V <sub>I</sub> = 60 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 3</a>		17	
P <sub>S</sub>	Safety input, output, or total power	R <sub>θJA</sub> = 116.9°C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 4</a>		1070	mW
T <sub>S</sub>	Maximum safety temperature			150	°C

- (1) The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the [Thermal Information](#) table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

## 6.9 Electrical Characteristics—DC Specification

(Over recommended operating conditions unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>V<sub>CC1</sub> VOLTAGE SUPPLY</b>						
V <sub>IT+</sub> (UVLO1)	Positive-going UVLO threshold voltage (V <sub>CC1</sub> )				2.25	V
V <sub>IT-</sub> (UVLO1)	Negative-going UVLO threshold (V <sub>CC1</sub> )		1.7			V
V <sub>HYS</sub> (UVLO1)	UVLO threshold hysteresis (V <sub>CC1</sub> )			0.2		V
I <sub>CC1</sub>	V <sub>CC1</sub> supply quiescent current	ISO1211	EN = V <sub>CC1</sub>	0.6	1	mA
		ISO1212		1.2	1.9	
<b>LOGIC I/O</b>						
V <sub>IT+</sub> (EN)	Positive-going input logic threshold voltage for EN pin				0.7 × V <sub>CC1</sub>	V
V <sub>IT-</sub> (EN)	Negative-going input logic threshold voltage for EN pin		0.3 × V <sub>CC1</sub>			V
V <sub>HYS</sub> (EN)	Input hysteresis voltage for EN pin			0.1 × V <sub>CC1</sub>		V
I <sub>IH</sub>	Low-level input leakage at EN pin	EN = GND1	-10			μA
V <sub>OH</sub>	High-level output voltage on OUTx	V <sub>CC1</sub> = 4.5 V; I <sub>OH</sub> = -4 mA V <sub>CC1</sub> = 3 V; I <sub>OH</sub> = -3 mA V <sub>CC1</sub> = 2.25 V; I <sub>OH</sub> = -2 mA, see <a href="#">图 10</a>	V <sub>CC1</sub> - 0.4			V
V <sub>OL</sub>	Low-level output voltage on OUTx	V <sub>CC1</sub> = 4.5 V; I <sub>OH</sub> = 4 mA V <sub>CC1</sub> = 3 V; I <sub>OH</sub> = 3 mA V <sub>CC1</sub> = 2.25 V; I <sub>OH</sub> = 2 mA, see <a href="#">图 10</a>			0.4	V
<b>CURRENT LIMIT</b>						
I <sub>I(INx+SENSEx)</sub> , TYP	Typical sum of current drawn from IN and SENSE pins across temperature	R <sub>THR</sub> = 0 Ω, R <sub>SENSE</sub> = 562 Ω, V <sub>SENSE</sub> = 24 V, -40°C < T <sub>A</sub> < 125°C, see <a href="#">图 11</a>	2.2		2.47	mA
I <sub>I(INx+SENSEx)</sub>	Sum of current drawn from IN and SENSE pins	R <sub>THR</sub> = 0 Ω, R <sub>SENSE</sub> = 562 Ω ± 1%; -60 V < V <sub>SENSE</sub> < 0 V, see <a href="#">图 11</a>		-0.1		μA
		R <sub>THR</sub> = 0 Ω, R <sub>SENSE</sub> = 562 Ω ± 1%; 5 V < V <sub>SENSE</sub> < V <sub>IL</sub> , see <a href="#">图 11</a>	1.9		2.5	mA
		R <sub>THR</sub> = 0 Ω, R <sub>SENSE</sub> = 562 Ω ± 1%; V <sub>IL</sub> < V <sub>SENSE</sub> < 30 V, see <a href="#">图 11</a>	2.05		2.75	
		R <sub>THR</sub> = 0 Ω, R <sub>SENSE</sub> = 562 Ω ± 1%; 30 V < V <sub>SENSE</sub> < 36 V, see <a href="#">图 11</a>	2.1		2.83	
		R <sub>THR</sub> = 0 Ω, R <sub>SENSE</sub> = 562 Ω ± 1%; 36 V < V <sub>SENSE</sub> < 60 V <sup>(1)</sup> , see <a href="#">图 11</a>	2.1		3.1	
		R <sub>THR</sub> = 0 Ω, R <sub>SENSE</sub> = 200 Ω ± 1%; -60 V < V <sub>SENSE</sub> < 0 V, see <a href="#">图 11</a>		-0.1		μA
		R <sub>THR</sub> = 0 Ω, R <sub>SENSE</sub> = 200 Ω ± 1%; 5 V < V <sub>SENSE</sub> < V <sub>IL</sub> , see <a href="#">图 11</a>	5.3		6.8	mA
		R <sub>THR</sub> = 0 Ω, R <sub>SENSE</sub> = 200 Ω ± 1%; V <sub>IL</sub> < V <sub>SENSE</sub> < 36 V <sup>(1)</sup> , see <a href="#">图 11</a>	5.5		7	
R <sub>THR</sub> = 0 Ω, R <sub>SENSE</sub> = 200 Ω ± 1%; 36 V < V <sub>SENSE</sub> < 60 V <sup>(1)</sup> , see <a href="#">图 11</a>	5.5		7.3			

 (1) See the [Thermal Considerations](#) section.

## Electrical Characteristics—DC Specification (continued)

(Over recommended operating conditions unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>VOLTAGE TRANSITION THRESHOLD ON FIELD SIDE</b>						
V <sub>IL</sub>	Low level threshold voltage at module input (including R <sub>THR</sub> ) for output high	R <sub>SENSE</sub> = 562 Ω, R <sub>THR</sub> = 0 Ω, see <a href="#">图 11</a>	6.5	7		V
		R <sub>SENSE</sub> = 562 Ω, R <sub>THR</sub> = 1 kΩ, see <a href="#">图 11</a>	8.7	9.2		
		R <sub>SENSE</sub> = 562 Ω, R <sub>THR</sub> = 4 kΩ, see <a href="#">图 11</a>	15.2	15.8		
V <sub>IH</sub>	High level threshold voltage at module input (including R <sub>THR</sub> ) for output low	R <sub>SENSE</sub> = 562 Ω, R <sub>THR</sub> = 0 Ω, see <a href="#">图 11</a>		8.2	8.55	V
		R <sub>SENSE</sub> = 562 Ω, R <sub>THR</sub> = 1 kΩ, see <a href="#">图 11</a>		10.4	10.95	
		R <sub>SENSE</sub> = 562 Ω, R <sub>THR</sub> = 4 kΩ, see <a href="#">图 11</a>		17	18.25	
V <sub>HYS</sub>	Threshold voltage hysteresis at module input	R <sub>SENSE</sub> = 562 Ω, R <sub>THR</sub> = 0 Ω, see <a href="#">图 11</a>	1	1.2		V
		R <sub>SENSE</sub> = 562 Ω, R <sub>THR</sub> = 1 kΩ, see <a href="#">图 11</a>	1	1.2		
		R <sub>SENSE</sub> = 562 Ω, R <sub>THR</sub> = 4 kΩ, see <a href="#">图 11</a>	1	1.2		

## 6.10 Switching Characteristics—AC Specification

(Over recommended operating conditions unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>r</sub> , t <sub>f</sub>	Output signal rise and fall time, OUTx pins	Input rise and fall times = 10 ns, see <a href="#">图 10</a>		3		ns
t <sub>PLH</sub>	Propagation delay time for low to high transition	Input rise and fall times = 10 ns, see <a href="#">图 10</a>		110	140	ns
t <sub>PHL</sub>	Propagation delay time for high to low transition	Input rise and fall times = 10 ns, see <a href="#">图 10</a>		10	15	ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>	Input rise and fall times = 10 ns, see <a href="#">图 10</a>		102	130	ns
t <sub>UI</sub>	Minimum pulse width	Input rise and fall times = 125 ns, see <a href="#">图 10</a>	150			ns
t <sub>PHZ</sub>	Disable propagation delay, high-to-high impedance output	See <a href="#">图 13</a>		17	40	ns
t <sub>PLZ</sub>	Disable propagation delay, low-to-high impedance output	See <a href="#">图 12</a>		17	40	ns
t <sub>PZH</sub>	Enable propagation delay, high impedance-to-high output	See <a href="#">图 13</a>		3	8.5	μs
t <sub>PZL</sub>	Enable propagation delay, high impedance-to-low output	See <a href="#">图 12</a>		17	40	ns
CMTI	Common mode transient immunity	See <a href="#">图 14</a>	25	70		kV/μs

### 6.11 Insulation Characteristics Curves




图 1. Thermal Derating Curve for Safety Limiting Current per VDE for D-8 Package




图 2. Thermal Derating Curve for Safety Limiting Power per VDE for D-8 Package




图 3. Thermal Derating Curve for Safety Limiting Current per VDE for DBQ-16 Package









图 4. Thermal Derating Curve for Safety Limiting Power per VDE for DBQ-16 Package

### 6.12 Typical Characteristics



## 7 Parameter Measurement Information

### 7.1 Test Circuits




图 10. Switching Characteristics Test Circuit and Voltage Waveforms




图 11. Input Current and Voltage Threshold Test Circuit

Test Circuits (接下页)




图 12. Enable and Disable Propagation Delay Time Test Circuit and Waveform—Logic Low State

Test Circuits (接下页)





图 13. Enable and Disable Propagation Delay Time Test Circuit and Waveform—Logic High State



(1) Pass Criterion: The output must remain stable.

图 14. Common-Mode Transient Immunity Test Circuit




## 8 Detailed Description

### 8.1 Overview

The ISO1211 and ISO1212 devices are fully-integrated, isolated digital-input receivers with IEC 61131-2 Type 1, 2, and 3 characteristics. The devices receive 24-V to 60-V digital-input signals and provide isolated digital outputs. No field-side power supply is required. An external resistor,  $R_{SENSE}$ , on the input-signal path precisely sets the limit for the current drawn from the field input based on an internal feedback loop. The voltage transition thresholds are compliant with Type 1, 2, and 3 and can be increased further using an external resistor,  $R_{THR}$ . For more information on selecting the  $R_{SENSE}$  and  $R_{THR}$  resistor values, see the [Detailed Design Procedure](#) section. The ISO121x devices use an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon-dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. The conceptual block diagram of the ISO121x device is shown in the [Functional Block Diagram](#) section.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

The ISO121x devices receive 24-V to 60-V digital input signals and provide isolated digital outputs. An external resistor,  $R_{SENSE}$ , connected between the INx and SENSEx pins, sets the limit for the current drawn from the field input. Internal voltage comparators connected to the SENSEx pins determine the input-voltage transition thresholds.

The output buffers on the control side are capable of providing enough current to drive status LEDs. The EN pin is used to enable the output buffers. A low state on the EN pin puts the output buffers in a high-impedance state.

The ISO121x devices are capable of operating up to 4 Mbps. Both devices support an isolation withstand voltage of 2500  $V_{RMS}$  between side 1 and side 2. [表 1](#) provides an overview of the device features.

表 1. Device Features

PART NUMBER	CHANNELS	MAXIMUM DATA RATE	PACKAGE	RATED ISOLATION
ISO1211	1	4 Mbps	8-pin SOIC (D)	2500 $V_{RMS}$ , 3600 $V_{PK}$
ISO1212	2	4 Mbps	16-pin SSOP (DBQ)	2500 $V_{RMS}$ , 3600 $V_{PK}$

## 8.4 Device Functional Modes

表 2 lists the functional modes for the ISO121x devices.

表 2. Function Table<sup>(1)</sup>

SIDE 1 SUPPLY $V_{CC1}$	INPUT (IN <sub>x</sub> , SENSE <sub>x</sub> )	OUTPUT ENABLE (EN)	OUTPUT (OUT <sub>x</sub> )	COMMENTS
PU	H	H or Open	H	Channel output assumes the logic state of channel input.
	L	H or Open	L	
	Open	H or Open	L	When IN <sub>x</sub> and SENSE <sub>x</sub> are open, the output of the corresponding channel goes to Low.
	X	L	Z	A low value of output enable causes the outputs to be high impedance.
PD	X	X	Undetermined	When $V_{CC1}$ is unpowered, a channel output is undetermined <sup>(2)</sup> . When $V_{CC1}$ transitions from unpowered to powered up; a channel output assumes the logic state of the input.

(1)  $V_{CC1}$  = Side 1 power supply; PU = Powered up ( $V_{CC1} \geq 2.25$  V); PD = Powered down ( $V_{CC1} \leq 1.7$  V); X = Irrelevant; H = High level; L = Low level; Z = High impedance

(2) The outputs are in an undetermined state when  $1.7$  V <  $V_{CC1}$  <  $2.25$  V.

## 9 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The ISO1211 and ISO1212 devices are fully-integrated, isolated digital-input receivers with IEC 61131-2 Type 1, 2, and 3 characteristics. These devices are suitable for high-channel density, digital-input modules for programmable logic controllers and motor control digital input modules. The devices receive 24-V to 60-V digital-input signals and provide isolated digital outputs. No field side power supply is required. An external resistor,  $R_{SENSE}$ , on the input signal path precisely sets the limit for the current drawn from the field input. This current limit helps minimize power dissipated in the system. The current limit can be set for Type 1, 2, or 3 operation. The voltage transition thresholds are compliant with Type 1, 2, and 3 and can be increased further using an external resistor,  $R_{THR}$ . For more information on selecting the  $R_{SENSE}$  and  $R_{THR}$  resistor values, see the [Detailed Design Procedure](#) section. The ISO1211 and ISO1212 devices are capable of high speed operation and can pass through a minimum pulse width of 150 ns. The ISO1211 device has a single receive channel. The ISO1212 device has two receive channels that are independent on the field side.




图 15. Switching Characteristics for IEC61131-2 Type 1, 2, and 3 Proximity Switches

### 9.2 Typical Application


#### 9.2.1 Sinking Inputs

图 16 shows the design for a typical multichannel, isolated digital-input module with sinking inputs. Push-button switches, proximity sensors, and other field inputs connect to the host controller through an isolated interface. The design is easily scalable from a few channels, such as 4 or 8, to many channels, such as 256 or more. The  $R_{SENSE}$  resistor limits the current drawn from the input pins. The  $R_{THR}$  resistor is used to adjust the voltage thresholds and limit the peak current during surge events. The  $C_{IN}$  capacitor is used to filter noise on the input pins. For more information on selecting  $R_{SENSE}$ ,  $R_{THR}$ , and  $C_{IN}$ , see the [Detailed Design Procedure](#) section.

The ISO121x devices derive field-side power from the input pins which eliminates the requirement for a field-side, 24-V input power supply to the module. Similarly, an isolated dc-dc converter creating a field-side power supply from the controller side back plane supply is also eliminated which improves flexibility of system design and reduces system cost.

For systems requiring channel-to-channel isolation on the field side, use the ISO1211 device as shown in 图 17.


Typical Application (接下页)



Copyright © 2017, Texas Instruments Incorporated

图 16. Typical Application Schematic With Sinking Inputs

Typical Application (接下页)



Copyright © 2017, Texas Instruments Incorporated

图 17. Single-Channel or Channel-to-Channel Isolated Designs With ISO1211

9.2.1.1 Design Requirements

The ISO121x devices require two resistors,  $R_{THR}$  and  $R_{SENSE}$ , and a capacitor,  $C_{IN}$ , on the field side. For more information on selecting  $R_{SENSE}$ ,  $R_{THR}$ , and  $C_{IN}$ , see the [Detailed Design Procedure](#) section. A 100-nF decoupling capacitor is required on  $V_{CC1}$ .

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Setting Current Limit and Voltage Thresholds

The  $R_{SENSE}$  resistor limits the current drawn from the field input. A value of 562  $\Omega$  for  $R_{SENSE}$  is recommended for Type 1 and Type 3 operation, and results in a current limit of 2.25 mA (typical). A value of 200  $\Omega$  for  $R_{SENSE}$  is recommended for Type 2 operation, and results in a current limit of 6 mA (typical). In each case, a (slightly) lower value of  $R_{SENSE}$  can be selected based on the need for a higher current limit or component availability. For more information, see the [Electrical Characteristics—DC Specification](#) table and [Typical Characteristics](#) section. A 1% tolerance is recommended on  $R_{SENSE}$  but 5% resistors can also be used if higher variation in the current limit value is acceptable. The relationship between the  $R_{SENSE}$  resistor and the typical current limit ( $I_L$ ) is given by [公式 1](#).

$$I_L = \frac{2.25 \text{ mA} \times 562 \Omega}{R_{SENSE}} \tag{1}$$

The  $R_{THR}$  resistor sets the voltage thresholds ( $V_{IL}$  and  $V_{IH}$ ) as well as limits the surge current. A value of 1 k $\Omega$  is recommended for  $R_{THR}$  in Type 3 systems (maximum threshold voltage required is 11 V). A value of 2.5 k $\Omega$  is recommended for  $R_{THR}$  in Type 1 systems (maximum threshold voltage required is 15 V) and a value of 330  $\Omega$  is recommended for  $R_{THR}$  in Type 2 systems. The [Electrical Characteristics—DC Specification](#) table lists and the [Typical Characteristics](#) section describes the voltage thresholds with different values of  $R_{THR}$ . For other values of  $R_{THR}$ , derive the values through linear interpolation. Use [公式 2](#) and [公式 3](#) to calculate the values for the typical  $V_{IH}$  values and minimum  $V_{IL}$  values, respectively.

$$V_{IH} \text{ (typ)} = 8.25 \text{ V} + R_{THR} \times \frac{2.25 \text{ mA} \times 562 \Omega}{R_{SENSE}} \tag{2}$$

**Typical Application (接下页)**

$$V_{IL} \text{ (typ)} = 7.1 \text{ V} + R_{THR} \times \frac{2.25 \text{ mA} \times 562 \Omega}{R_{SENSE}} \quad (3)$$

The maximum voltage on the SENSE pins of the ISO121x device is 60 V. However, because the  $R_{THR}$  resistor drops additional voltage, the maximum voltage supported at the module inputs is higher and given by 公式 4.

$$V_{IN} \text{ (max)} = 60 \text{ V} + R_{THR} \times \frac{2.1 \text{ mA} \times 562 \Omega}{R_{SENSE}} \quad (4)$$

Use the [ISO121x Threshold Calculator for 9V to 300V DC and AC Voltage Detection](#) to estimate the values of the voltage transition thresholds, the maximum-allowed module input voltage, and module input current for the given values of the  $R_{SENSE}$  and  $R_{THR}$  resistors.

A value of  $0 \Omega$  for  $R_{THR}$  also meets Type 1, Type 2 and Type 3 voltage-threshold requirements. The value of  $R_{THR}$  should be maximized for best EMC performance while meeting the desired input voltage thresholds. Because  $R_{THR}$  is used to limit surge current, 0.25 W MELF resistors must be used.

图 18 shows the typical input current characteristics and voltage transition thresholds for  $562\text{-}\Omega$   $R_{SENSE}$  and  $1\text{-k}\Omega$   $R_{THR}$ .





图 18. Transition Thresholds

**9.2.1.2.2 Thermal Considerations**

Thermal considerations constrain operation at different input current and voltage levels. The power dissipated inside the ISO121x devices is determined by the voltage at the SENSE pin ( $V_{SENSE}$ ) and the current drawn by the device ( $I_{(INX+SENSEX)}$ ). The internal power dissipated, when taken with the junction-to-air thermal resistance defined in the [Thermal Information](#) table can be used to determine the junction temperature for a given ambient temperature. The junction temperature must not exceed  $150^{\circ}\text{C}$ .

图 19 shows the maximum allowed ambient temperature for the ISO1211 device for different current limit and input voltage conditions. The ISO1211 device can be used with a  $V_{SENSE}$  voltage up to 60 V and an ambient temperature of up to  $125^{\circ}\text{C}$  for an  $R_{SENSE}$  value of  $562 \Omega$ , which corresponds to a typical current limit of 2.25 mA. At higher levels of current limit, either the ambient temperature or the maximum value of the  $V_{SENSE}$  voltage must be derated. In any design, the voltage drop across the external series resistor,  $R_{THR}$ , reduces the maximum voltage received by the SENSE pin and helps extend the allowable module input voltage and ambient temperature range.


Typical Application (接下页)



(1) This figure also applies to the ISO1212 device if only one of the two channels are expected to be active at a given time.

图 19. Maximum Ambient Temperature Derating Curve for ISO1211 vs V<sub>SENSE</sub>

图 20 shows the maximum allowed ambient temperature for the ISO1212 device for different current limit and input voltage conditions. The ISO1212 device can be used with a V<sub>SENSE</sub> voltage up to 36 V and an ambient temperature of up to 125°C for an R<sub>SENSE</sub> value of 562 Ω, which corresponds to a typical current limit of 2.25 mA. At higher current limit levels, either the ambient temperature or the maximum value of the V<sub>SENSE</sub> voltage must be derated. Operation of the ISO1212 device with an R<sub>SENSE</sub> value of 200 Ω and with both channels active is not recommended beyond a V<sub>SENSE</sub> voltage of 36 V. In any design, the voltage drop across the series resistor, R<sub>THR</sub>, reduces the maximum voltage received by the SENSE pin and helps extend the allowable module input voltage and ambient temperature range.



(1) This figure only applies if both channels of the ISO1212 device are expected to be on at the same time. If only one channel is expected to be on at a given time, refer to 图 19.

图 20. Maximum Ambient Temperature Derating Curve for ISO1212 vs V<sub>SENSE</sub>

9.2.1.2.3 Designing for 48-V Systems

The ISO121x devices are suitable for 48-V digital input receivers. The current limit, voltage transition thresholds, and maximum voltage supported at the module input are governed by 公式 1, 公式 2, 公式 3, and 公式 4. For 48-V systems, a threshold voltage close to 25 V is desirable. The R<sub>THR</sub> resistor can be adjusted to achieve this higher threshold. For example, with an R<sub>SENSE</sub> value of 562 Ω and an R<sub>THR</sub> value of 7.5 k Ω, a V<sub>IH</sub> value of approximately 25 V can be achieved. With this setting, the R<sub>THR</sub> resistor drops a voltage of approximately 17 V, reducing the maximum value of the V<sub>SENSE</sub> voltage for any given module input voltage. This drop vastly increases the allowable module input voltage and ambient temperature range as discussed in Thermal Considerations.

## Typical Application (接下页)

### 9.2.1.2.4 Designing for Input Voltages Greater Than 60 V

The ISO121x devices are rated for 60 V on the SENSE and IN pins with respect to FGND. However, larger voltages on the module input can be supported by dropping extra voltage across an external resistor,  $R_{THR}$ . Because the current drawn by the SENSE and IN pins is well controlled by the built-in current limit, the voltage drop across  $R_{THR}$  is well controlled as well. However, increasing the  $R_{THR}$  resistance also correspondingly raises the voltage transition threshold. An additional resistor,  $R_{SHUNT}$  (see 图 21), provides the flexibility to change the voltage transition thresholds independently of the maximum input voltage. The current through the  $R_{SHUNT}$  resistor is less near the voltage transition threshold, but increases with the input voltage, increasing the voltage drop across the  $R_{THR}$  resistor, and preventing the voltage on the ISO121x pins from exceeding 60 V. With the correct value selected for the  $R_{THR}$  and  $R_{SHUNT}$  resistors, the voltage transition thresholds and the maximum input voltage supported can be adjusted independently.

A 1-nF or greater  $C_{IN}$  capacitor is recommended between the SENSE and FGND pins to slow down the transitions on the SENSE pin, and to prevent overshoot beyond 60 V during transitions.

For more information, refer to the [How to Design Isolated Comparators for ±48V, 110V and 240V DC and AC Detection TI TechNote](#). Use the [ISO121x Threshold Calculator for 9V to 300V DC and AC Voltage Detection](#) to estimate the values of voltage transition thresholds, the maximum-allowed module input voltage, and module input current for given values of the  $R_{SENSE}$ ,  $R_{THR}$ , and  $R_{SHUNT}$  resistors.




图 21. Increase ISO121x Input Voltage Range With  $R_{SHUNT}$

Another way to increase the maximum module input voltage without changing the voltage transition thresholds is to use a 60-V Zener diode to limit the voltage on the ISO121x pins to less than 60 V as shown in 图 22. In this case, when the module input is greater than 60 V, the Zener diode must be designed to sink the additional current, and the  $R_{THR}$  resistor must be designed to drop a higher voltage.

For example, with a 2.5-k $\Omega$   $R_{THR}$  and 560- $\Omega$   $R_{SENSE}$ , the voltage transition threshold is 15 V, and the ISO121x input current is 2.25 mA. If the module voltage reaches 100 V, the voltage drop across the  $R_{THR}$  resistor is 40 V, and the current through the Zener diode is approximately 14 mA.




图 22. Increase ISO121x Input Voltage Range Using a Zener Diode

### 9.2.1.2.5 Surge, ESD, and EFT Tests

Digital input modules are subject to surge (IEC 61000-4-5), electrostatic discharge or ESD (IEC 61000-4-2) and electrical fast transient or EFT (IEC 61000-4-4) tests. The surge impulse waveform has the highest energy and the widest pulse width, and is therefore the most stringent test of the three.

图 16 shows the application diagram for Type 1 and 3 systems. For a 1-kV<sub>PP</sub> surge test between the input terminals and protection earth (PE), a value of 1 k $\Omega$  for  $R_{THR}$  and 10 nF for  $C_{IN}$  is recommended. 表 3 lists a summary of recommended component values to meet different levels of EMC requirements for Type 1 and 3 systems.




Typical Application (接下页)

表 3. Surge, IEC ESD and EFT

IEC 61131-2 TYPE	R <sub>SENSE</sub>	R <sub>TH</sub>	C <sub>IN</sub>	SURGE			IEC ESD	IEC EFT
				LINE-TO-PE	LINE-TO-LINE	LINE-TO-FGND		
Type 1	562	2.5 kΩ	10 nF	±1 kV	±1 kV	±1 kV	±6 kV	±4 kV
Type 3	562	1 kΩ	10 nF	±1 kV	±1 kV	±500 V	±6 kV	±4 kV
			330 nF	±1 kV	±1 kV	±1 kV	±6 kV	±4 kV

图 23 shows the test setup and application circuit used for surge testing. A noise filtering capacitor of 500 pF is recommended between the FGND pin and PE (earth). The total value of effective capacitance between the FGND pin and any other ground potential (including PE) must not exceed 500 pF for optimum surge performance. For line-to-PE test (common-mode test), the FGND pin is connected to the auxiliary equipment (AE) through a decoupling network.




Copyright © 2017, Texas Instruments Incorporated

- (1) For line-to-PE test, FGND is connected to the auxiliary equipment (AE) through a decoupling network.
- (2) A noise filtering capacitor of about 500 pF is recommended between the FGND pin and PE (earth). The total value of effective capacitance between the FGND pin and any other ground potential (including PE) must not exceed 500 pF for optimum performance.

图 23. Setup and Application Circuit Used for Surge Test

For higher voltage levels of surge tests or for faster systems that cannot use a large value for  $C_{IN}$ , TVS diodes or varistors can be used to meet EMC requirements. Type 2 systems that use a smaller value for  $R_{THR}$  may also require TVS diodes or varistors for surge protection. 图 24 shows an example usage of TVS diodes for surge protection. The recommended components for surge protection are VCAN26A2-03S (TVS, Vishay), EZJ-P0V420WM (Varistor, Panasonic), and GSOT36C (TVS, Vishay).

Use of the  $R_{THR}$  resistor also reduces the peak current requirement for the TVS diodes, making them smaller and cost effective. For example, a 2-kV surge through a 1-k $\Omega$   $R_{THR}$  resistor creates only 2-A peak current. Also, because of voltage drop across the  $R_{THR}$  resistor in normal operation, the working voltage requirement for the varistor or TVS diodes is reduced. For example, for a  $R_{THR}$  value of 1 k $\Omega$  and an  $R_{SENSE}$  value of 562  $\Omega$ , a module designed for 30-V inputs only requires 28-V TVS diodes because the  $R_{THR}$  resistor drops more than 2 V.




Copyright © 2017, Texas Instruments Incorporated

**图 24. TVS Diodes Used Instead of a Filtering Capacitor for Surge Protection in Faster Systems**

#### 9.2.1.2.6 Multiplexing the Interface to the Host Controller

The ISO121x devices provide an output-enable pin on the controller side (EN). Setting the EN pin to 0 causes the output buffers to be in the high-impedance state. This feature can be used to multiplex the outputs of multiple ISO121x devices on the same host-controller input, reducing the number of pins on the host controller.

In the example shown in 图 25, two sets of 8-channel inputs are multiplexed, reducing the number of input pins required on the controller from 16 to 10. Similarly, if four sets of 8-channel inputs are multiplexed, the number of pins on the controller is reduced from 32 to 12.




Copyright © 2017, Texas Instruments Incorporated

图 25. Using the Output Enable Option to Multiplex the Interface to the Host Controller

9.2.1.2.7 Status LEDs

The outputs of the ISO121x devices can be used to drive status LEDs on the controller side as shown in 图 26. The output buffers of the ISO121x can provide 4-mA, 3-mA, and 2-mA currents while working at  $V_{CC1}$  values of 5 V, 3.3 V, and 2.5 V respectively.


In some cases, placing the LED on the field side is desirable although it is powered from  $V_{CC1}$ . In such cases, the signal carrying current to the LED can be routed in an inner layer without compromising the isolation of the digital-input module. For more information, see the [Layout Guidelines](#) section.



Copyright © 2017, Texas Instruments Incorporated

图 26. Using ISO121x Outputs to Drive Status LEDs

9.2.1.3 Application Curve




$R_{\text{SENSE}} = 562 \Omega$        $R_{\text{THR}} = 0 \Omega$

图 27. Input Current vs Input Voltage

### 9.2.2 Sourcing Inputs

The ISO121x devices can be configured as sourcing inputs as shown in 图 28. In this configuration, all the SENSE pins are connected to the common voltage (24 V), and the inputs are connected to the individual FGND pins.




Copyright © 2017, Texas Instruments Incorporated

图 28. Typical Application Circuit With Sourcing Inputs

### 9.2.3 Sourcing and Sinking Inputs (Bidirectional Inputs)


The ISO1212 device can be used to create a bidirectional input module that can sink and source current as shown in [图 29](#). In this configuration, channel 1 is active if the COM terminal is connected to ground for sinking inputs, and channel 2 is active if the COM terminal is connected to 24 V for sourcing input. The digital input is considered high if either the OUT1 or OUT2 pin is high.



Copyright © 2017, Texas Instruments Incorporated

**图 29. Application Circuit—ISO1212 With Sourcing and Sinking Inputs**

A bidirectional input module can also be built with the ISO121x devices using low-cost Schottky diodes as shown in [图 30](#).



**图 30. Bidirectional Implementation With ISO1211 and Bridge Rectifier**

## 10 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, a 0.1- $\mu$ F bypass capacitor is recommended on the side 1 supply pin ( $V_{CC1}$ ). The capacitor should be placed as close to the supply pins as possible.

## 11 Layout

### 11.1 Layout Guidelines

The board layout for ISO1211 and ISO1212 can be completed in two layers. On the field side, place  $R_{SENSE}$ ,  $C_{IN}$ , and  $R_{THR}$  on the top layer. Use the bottom layer as the field ground (FGND) plane. TI recommends using  $R_{SENSE}$  and  $C_{IN}$  in 0603 footprint for a compact layout, although larger sizes (0805) can also be used. The  $C_{IN}$  capacitor is a 50-V capacitor and is available in the 0603 footprint. Keep  $C_{IN}$  as close to the ISO121x device as possible. The SUB pin on the ISO1211 device and the SUB1 and SUB2 pins on the ISO1212 device should be left unconnected. For group isolated design, use vias to connect the FGND pins of the ISO121x device to the bottom FGND plane. The placement of the  $R_{THR}$  resistor is flexible, although the resistor pin connected to external high voltage should not be placed within 4 mm of the ISO121x device pins or the  $C_{IN}$  and  $R_{SENSE}$  pins to avoid flashover during EMC tests.

Only a decoupling capacitor is required on side 1. Place this capacitor on the top-layer, with the bottom layer for GND1.

If a board with more than two layers is used, placing two ISO121x devices on the top-and bottom layers (back-to-back) is possible to achieve a more compact board. The inner layers can be used for FGND.

图 31 and 图 32 show the example layouts.

In some designs, placing the LED on the field side is desirable although it is powered from  $V_{CC1}$ . In such cases, the signal carrying current to the LED can be routed in an inner layer without compromising the isolation of the digital-input module as shown in 图 33. The LED must be placed with at least 4-mm spacing between other components and connections on side 1 to ensure adequate isolation.

### 11.2 Layout Example




图 31. Layout Example With ISO1211

Layout Example (接下页)




图 32. Layout Example With ISO1212




图 33. Layout Example With LED Placed on the Field Side But Driven From  $V_{CC1}$  Power Domain



## 12 器件和文档支持

### 12.1 器件支持

#### 12.1.1 开发支持

有关开发支持，请参阅：

- [低于 1W 的 16 通道隔离数字输入模块参考设计](#)
- [采用光学开关的断线检测参考设计](#)
- [用于在变速驱动器中实现安全转矩关闭的冗余双通道参考设计](#)

### 12.2 文档支持

#### 12.2.1 相关文档

如需相关文档，请参阅：

- 德州仪器 (TI), [《如何提高电机驱动中的隔离式数字输入的速度和可靠性》TI 技术手册](#)
- 德州仪器 (TI), [《如何设计用于 ±48V、110V 和 240V 直流和交流检测的隔离式比较器》TI 技术手册](#)
- 德州仪器 (TI), [《如何简化隔离式 24V PLC 数字输入模块设计》TI 技术手册](#)
- 德州仪器 (TI), [《隔离相关术语》](#)
- 德州仪器 (TI), [《用于 9V 至 300V 直流和交流电压检测的 ISO121x 阈值计算器》](#)
- 德州仪器 (TI), [《ISO1211 隔离式数字输入接收器评估模块》用户手册](#)
- 德州仪器 (TI), [《ISO1212 隔离式数字输入接收器评估模块》用户手册](#)

### 12.3 相关链接

下表列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件，以及立即订购快速访问。

表 4. 相关链接

器件	产品文件夹	立即订购	技术文档	工具与软件	支持和社区
ISO1211	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>
ISO1212	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>

### 12.4 接收文档更新通知

要接收文档更新通知，请导航至 [TI.com.cn](http://TI.com.cn) 上的器件产品文件夹。单击右上角的 [通知我](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

### 12.5 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

**TI E2E™ 在线社区** [TI 的工程师对工程师 \(E2E\) 社区](#)。此社区的创建目的在于促进工程师之间的协作。在 [e2e.ti.com](http://e2e.ti.com) 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

**设计支持** [TI 参考设计支持](#) 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

### 12.6 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.7 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 12.8 术语表

[SLYZ022](#) — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

## 重要声明和免责声明

TI 均以“原样”提供技术性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2018 德州仪器半导体技术（上海）有限公司

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ISO1211D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1211	<a href="#">Samples</a>
ISO1211DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1211	<a href="#">Samples</a>
ISO1212DBQ	ACTIVE	SSOP	DBQ	16	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1212	<a href="#">Samples</a>
ISO1212DBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1212	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) **Lead finish/Ball material** - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO1211DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO1212DBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO1211DR	SOIC	D	8	2500	350.0	350.0	43.0
ISO1212DBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed  $.006$  [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.



# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT




SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.




# DBQ0016A

# PACKAGE OUTLINE

## SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



4214846/A 03/2014

### NOTES:


- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MO-137, variation AB.

# EXAMPLE BOARD LAYOUT


DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:8X



SOLDER MASK DETAILS

4214846/A 03/2014

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.127 MM] THICK STENCIL  
SCALE:8X

4214846/A 03/2014

NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI 均以“原样”提供技术性及其可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122

Copyright © 2020 德州仪器半导体技术（上海）有限公司