

2 Ω , CMOS, ±5 V/+5 V SPST Switches

ADG601/ADG602

FEATURES

Low on resistance, 2.5 Ω maximum <0.65 Ω on-resistance flatness Dual ±2.7 V to ±5.5 V or single +2.7 V to +5.5 V supplies Rail-to-rail input signal range Tiny, 6-lead SOT-23; 8-lead MSOP; and 820 μ m \times 2255 μ m die Low power consumption TTL-/CMOS-compatible inputs

APPLICATIONS

Automatic test equipment Power routing Communication systems Data acquisition systems Sample-and-hold systems Avionics Relay replacement Battery-powered systems

FUNCTIONAL BLOCK DIAGRAMS




Table 1. Truth Table

ADG601 IN	ADG602 IN	Switch Condition	
0	1	Off	
1	0	On	

GENERAL DESCRIPTION

The ADG601/ADG602 are monolithic, CMOS single-pole single-throw (SPST) switches with on resistance typically less than 2.5 Ω . The low on-resistance flatness makes the ADG601/ADG602 ideally suited to many applications, particularly those requiring low distortion. These switches are ideal replacements for mechanical relays because they are more reliable, have lower power requirements, and are available in much smaller package sizes.

The ADG601 is a normally open (NO) switch, and the ADG602 is a normally closed (NC) switch. Each switch conducts equally

well in both directions when the device is on, with the input signal range extending to the supply rails.

The switches are available in tiny, 6-lead SOT-23; 8-lead MSOP; and 820 $\mu m \times 2255 \ \mu m$ die.

PRODUCT HIGHLIGHTS

- 1. Low on resistance (2 Ω typical)
- 2. Dual ± 2.7 V to ± 5.5 V or single ± 2.7 V to ± 5.5 V supplies
- 3. Tiny, 6-lead SOT-23; 8-lead MSOP; and 820 $\mu m \times 2255 \ \mu m$ die
- 4. Rail-to-rail input signal range

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

Rev. C

TABLE OF CONTENTS

Features
Applications
Functional Block Diagrams1
General Description
Product Highlights1
Revision History
Specifications
Dual Supply
Single Supply

Absolute Maximum Ratings	5
ESD Caution	5
Pin Configurations and Function Descriptions	6
Typical Performance Characteristics	7
Terminology	9
Test Circuits	10
Outline Dimensions	
Ordering Guide	

REVISION HISTORY

3/07—Rev. B to Rev. C	
Added Die Package	Universal
Changes to Specifications	3
Added Figure 4 and Table 6	6
Changes to Ordering Guide	
3/06—Rev. A to Rev. B	

Updated Format	Universal
Changes to 6-Lead SOT-23 (RJ-6) Pin Configuration	6
Added Pin Function Descriptions Table	6
Changes to Figure 19	9

Updated Outline Dimensions11
Changes to Ordering Guide11
6/03—Rev. 0 to Rev. A
Changes to Specifications
Changes to Ordering Guide
Updated Outline Dimensions

SPECIFICATIONS

DUAL SUPPLY

 V_{DD} = 5 V \pm 10%, V_{SS} = –5 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 2.

	B Version ¹				
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		Vss to VDD	V	$V_{DD} = +4.5 \text{ V}, \text{V}_{SS} = -4.5 \text{ V}$	
On Resistance (R _{ON})	2		Ωtyp	$V_{s} = \pm 4.5 \text{ V}, I_{Ds} = -10 \text{ mA}; \text{ see Figure 15}$	
	2.5	5.5	Ωmax		
On-Resistance Flatness (R _{FLAT (ON)})	0.35	0.4	Ω typ	$V_{s} = \pm 3.3 \text{ V}, I_{Ds} = -10 \text{ mA}$	
	0.6	0.65	Ωmax		
LEAKAGE CURRENTS				$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$	
Source Off Leakage, Is (Off)	±0.01		nA typ	$V_{S} = +4.5 \text{ V}/-4.5 \text{ V}, V_{D} = -4.5 \text{ V}/+4.5 \text{ V};$ see Figure 16	
	±0.25	±1	nA max		
Drain Off Leakage, I _D (Off)	±0.01		nA typ	$V_{S} = +4.5 \text{ V}/-4.5 \text{ V}, V_{D} = -4.5 \text{ V}/+4.5 \text{ V};$ see Figure 16	
	±0.25	±1	nA max		
Channel On Leakage, I _D , I _S (On)	±0.01		nA typ	$V_{s} = V_{D} = +4.5 \text{ V or } -4.5 \text{ V}$; see Figure 17	
	±0.25	±1	nA max		
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.4	V min		
Input Low Voltage, VINL		0.8	V max		
Input Current, I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$	
		±0.1	μA max		
Digital Input Capacitance, C _{IN}	2		pF typ		
DYNAMIC CHARACTERISTICS ²					
ton	80		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$	
	120	155	ns max	V _s = 3.3 V; see Figure 18	
toff	45		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$	
	75	90	ns max	V _s = 3.3 V; see Figure 18	
Charge Injection	250		pC typ	$V_s = 0 V$, $R_s = 0 \Omega$, $C_L = 1 nF$; see Figure 19	
Off Isolation	-60		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 20	
Bandwidth –3 dB	180		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 21	
C _s (Off)	50		pF typ	f = 1 MHz	
C _D (Off)	50		pF typ	f = 1 MHz	
C _D , C _S (On)	145		pF typ	f = 1 MHz	
POWER REQUIREMENTS				$V_{DD} = +5.5 V$, $V_{SS} = -5.5 V$	
I _{DD}	0.001		μA typ	Digital inputs = 0 V or 5.5 V	
		1.0	μA max		
I _{ss}	0.001		μA typ	Digital inputs = 0 V or 5.5 V	
		1.0	μA max		

¹ Temperature range for B version is -40°C to +85°C.

² Guaranteed by design, not subject to production test.

SINGLE SUPPLY

 V_{DD} = 5 V \pm 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 3.

	B Version ¹				
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		$0 V$ to V_{DD}	V	$V_{DD} = 4.5 V$	
On Resistance (R _{ON})	3.5		Ωtyp	$V_{s} = 0 V$ to 4.5 V, $I_{Ds} = -10 mA$; see Figure 15	
	5	8	Ωmax		
On-Resistance Flatness (R _{FLAT (ON)})	0.2	0.2	Ωtyp	$V_{s} = 1.5 V$ to 3.3 V, $I_{Ds} = -10 \text{ mA}$	
		0.6	Ωmax		
LEAKAGE CURRENTS				$V_{DD} = 5.5 V$	
Source Off Leakage, I _s (Off)	±0.01		nA typ	$V_s = 4.5 \text{ V}/1 \text{ V}, V_D = 1 \text{ V}/4.5 \text{ V}; \text{ see Figure 16}$	
	±0.25	±1	nA max	_	
Drain Off Leakage, I _D (Off)	±0.01		nA typ	$V_{s} = 4.5 \text{ V/1 V}, V_{D} = 1 \text{ V/4.5 V};$ see Figure 16	
-	±0.25	±1	nA max	_	
Channel On Leakage, I_D , I_S (On)	±0.01		nA typ	$V_s = V_D = 4.5 V \text{ or } 1 V$; see Figure 17	
	±0.25	±1	nA max		
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.4	V min		
Input Low Voltage, VINL		0.8	V max		
Input Current, I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$	
		±0.1	μA max		
Digital Input Capacitance, C _{IN}	2		pF typ		
DYNAMIC CHARACTERISTICS ²					
t _{on}	110		ns typ	$R_L = 300 \Omega, C_L = 35 pF$	
	220	280	ns max	$V_s = 3.3 V$; see Figure 18	
t _{OFF}	50		ns typ	$R_L = 300 \Omega, C_L = 35 pF$	
	80	110	ns max	$V_s = 3.3 V$; see Figure 18	
Charge Injection	20		pC typ	$V_s = 0 V$, $R_s = 0 \Omega$, $C_L = 1 nF$; see Figure 19	
Off Isolation	-60		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 20	
Bandwidth –3 dB	180		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 21	
C _s (Off)	50		pF typ	f = 1 MHz	
C _D (Off)	50		pF typ	f = 1 MHz	
C _D , C _s (On)	145		pF typ	f = 1 MHz	
POWER REQUIREMENTS				$V_{DD} = 5.5 V$	
ldd	0.001		μA typ	Digital inputs = 0 V or 5.5 V	
		1.0	µA max		

 1 Temperature range for B version is $-40^\circ C$ to $+85^\circ C.$ 2 Guaranteed by design, not subject to production test.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$, unless otherwise noted.

Table 4.

Parameter	Rating
V _{DD} to V _{SS}	13 V
V _{DD} to GND	–0.3 V to +6.5 V
V _{ss} to GND	+0.3 V to -6.5 V
Analog Inputs ¹	V_{SS} – 0.3 V to V_{DD} + 0.3 V
Digital Inputs ¹	-0.3 V to V_{DD} + 0.3 V or
	30 mA (whichever
	occurs first)
Continuous Current, S or D	100 mA
Peak Current, S or D	
(Pulsed at 1 ms, 10% Duty Cycle Max)	200 mA
Operating Temperature Range	
Industrial (B Version)	–40°C to +85°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	150°C
Thermal Resistance	
MSOP	
θ _{JA}	206°C/W
θ」	44°C/W
SOT-23	
θ _{JA}	229.6°C/W
θ _{JC}	91.99°C/W
Lead Temperature, Soldering (10 sec)	300°C
IR Reflow, Peak Temperature	220°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at a time.


ESD CAUTION




ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

¹ Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS








Figure 4. Die (820 μm × 2255 μm)

Table 5. Pin Function Descriptions

Pin	No.		
6-Lead SOT-23	8-Lead MSOP	Mnemonic	Description
1	4	V _{DD}	Most Positive Power Supply Potential.
2	8	S	Source Terminal. Can be an input or output.
3	5	Vss	Most Negative Power Supply Potential.
4	7	GND	Ground (0 V) Reference.
5	1	D	Drain Terminal. Can be an input or output.
6	6	IN	Logic Control Input.
N/A	2, 3	NC	No Connect.

Table 6. Die Pad Coordinates¹

	_	ie Pad rdinates		
Die Pad No.	X (μm)	Υ (μm)	Mnemonic	Description
1	-265	+754	NC	No Connect.
2	-265	+525	D	Drain Terminal. Can be an input or output. ²
3	-265	+241	D	Drain Terminal. Can be an input or output. ²
4	-265	+141	D	Drain Terminal. Can be an input or output. ²
5	-265	-191	NC	No Connect.
6	-265	-409	NC	No Connect.
7	-265	-549	NC	No Connect.
8	-265	-787	V _{DD}	Most Positive Power Supply Potential.
9	+265	-767	Vss	Most Negative Power Supply Potential.
10	+265	-429	IN	Logic Control Input.
11	+265	-289	GND	Ground (0 V) Reference.
12	+265	+189	S	Source Terminal. Can be an input or output. ³
13	+265	+521	S	Source Terminal. Can be an input or output. ³
14	+265	+661	NC	Source Terminal. Can be an input or output.

¹ Measured from the center of the die.

² Bond the D pads together to a single point to preserve the on resistance and current handling capability. The common point acts as the drain pin of the switch. ³ Bond the S pads together to a single point to preserve the on resistance and current handling capability. The common point acts as the source pin of the switch.

TYPICAL PERFORMANCE CHARACTERISTICS






Figure 5. On Resistance vs. V_D, V_S (Dual Supply)








Figure 7. On Resistance vs. V_D, V_S for Different Temperatures (Dual Supply)





Figure 8. On Resistance vs. V_D, V_S for Different Temperatures (Single Supply)










Figure 10. Leakage Currents vs. Temperature (Single Supply)











TERMINOLOGY

 $V_{\mbox{\scriptsize DD}}$ Most positive power supply potential.

Vss Most negative power supply potential.

IDD Positive supply current.

Iss Negative supply current.

GND Ground (0 V) reference.

S Source terminal. Can be an input or an output.

D Drain terminal. Can be an input or an output.

IN Logic control input.

V_D, V_S Analog voltage on Terminal D and Terminal S.

R_{ON} Ohmic resistance between Terminal D and Terminal S.

RFLAT (ON)

Flatness is defined as the difference between the maximum and minimum values of on resistance as measured over the specified analog signal range.

Is (Off) Source leakage current with the switch off.

I_D (Off) Drain leakage current with the switch off.

I_D, I_s (On) Channel leakage current with the switch on. V_{INL} Maximum input voltage for Logic 0.

 \mathbf{V}_{INH} Minimum input voltage for Logic 1.

I_{INL} (I_{INH}) Input current of the digital input.

Cs (Off) Off switch source capacitance. Measured with reference to ground.

 $C_{\text{D}}\left(\text{Off}\right)$ Off switch drain capacitance. Measured with reference to ground.

C_D, C_s (On) On switch capacitance. Measured with reference to ground.

C_{IN} Digital input capacitance.

 \mathbf{t}_{ON} Delay between applying the digital control input and the output switching on.

 $t_{\mbox{\scriptsize OFF}}$ Delay between applying the digital control input and the output switching off.

Charge Injection A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Off Isolation A measure of unwanted signal coupling through an off switch.

On Response Frequency response of the on switch.

Insertion Loss Loss due to the on resistance of the switch.

TEST CIRCUITS






Figure 20. Off Isolation

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187-AA Figure 22. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-178-AB Figure 23. 6-Lead Small Outline Transistor Package [SOT-23] (RJ-6) Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding ¹
ADG601BRT-REEL	-40°C to +85°C	6-Lead SOT-23	RJ-6	STB
ADG601BRT-REEL7	-40°C to +85°C	6-Lead SOT-23	RJ-6	STB
ADG601BRTZ-REEL ²	-40°C to +85°C	6-Lead SOT-23	RJ-6	STB#
ADG601BRTZ-REEL7 ²	-40°C to +85°C	6-Lead SOT-23	RJ-6	STB#
ADG601BRM	-40°C to +85°C	8-Lead MSOP	RM-8	STB
ADG601BRM-REEL	-40°C to +85°C	8-Lead MSOP	RM-8	STB
ADG601BRM-REEL7	-40°C to +85°C	8-Lead MSOP	RM-8	STB
ADG601BRMZ ²	-40°C to +85°C	8-Lead MSOP	RM-8	S1G
ADG601BRMZ-REEL ²	-40°C to +85°C	8-Lead MSOP	RM-8	S1G
ADG601BRMZ-REEL7 ²	-40°C to +85°C	8-Lead MSOP	RM-8	S1G
ADG601CSURF		Die		
ADG602BRT-REEL	-40°C to +85°C	6-Lead SOT-23	RJ-6	SUB
ADG602BRT-REEL7	-40°C to +85°C	6-Lead SOT-23	RJ-6	SUB
ADG602BRTZ-REEL ²	-40°C to +85°C	6-Lead SOT-23	RJ-6	S18
ADG602BRTZ-REEL7 ²	-40°C to +85°C	6-Lead SOT-23	RJ-6	S18
ADG602BRM	-40°C to +85°C	8-Lead MSOP	RM-8	SUB
ADG602BRM-REEL	-40°C to +85°C	8-Lead MSOP	RM-8	SUB
ADG602BRM-REEL7	-40°C to +85°C	8-Lead MSOP	RM-8	SUB
ADG602BRMZ ²	-40°C to +85°C	8-Lead MSOP	RM-8	S18
ADG602BRMZ-REEL7 ²	-40°C to +85°C	8-Lead MSOP	RM-8	S18

¹ Branding on SOT-23 and MSOP is limited to three characters due to space constraints.

² Z = RoHS Compliant Part, # denotes RoHS compliant product, may be top or bottom marked.

NOTES

©2001–2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D02619-0-3/07(C)



www.analog.com

Downloaded from Arrow.com.