
LTR								ا	REVIS	IONS										
	DESCRIPTION									DATE (YR-MO-DA)				APPF	ROVED					
А	Add vendor cage 27014 as device type 02. Add ground boun criteria. Editorial changes throughout – jak.					unce im	munity	,		96-1	1-04		Mon	ica L. F	Poelking					
В		ige C _{IN} ghout -		and gr	ound b	ounce	for dev	vice typ	e 01. l	Editoria	l chang	ges		99-0	3-10		Monica L. Poelking			
С	Corre	ections	made	nade to figure 1 – jak.							99-0	8-17		Mon	Monica L. Poelking					
D	Make changes to ground bounce immunity limits for devic changes throughout.— jak.					device	type 02	2. Edito	orial		03-0)2-18		Tho	mas M.	Hess				
REV				1	1			1												
SHEET																				
REV	D	В	В	D																
SHEET	D 15	B 16	B 17	18																
				18 REV			D	В	В	D	D	D	D	В	В	В	C	В	В	В
SHEET REV STATUS				18 REV	ET PAREI	O BY Vanda L	1	2	В 3	D 4	5	6	7	8	9	10	11	B 12	13	B 14
SHEET REV STATUS OF SHEETS	15 IDAF	16	17	18 REV SHE	PAREI W	anda L	1 Mead	2 dows			5	6	7 SE SI COL	8 UPPL UMB	9 Y CE US, O	10	11 R COL 43210	12 -UMB	13	
SHEET REV STATUS OF SHEETS PMIC N/A STAN MICRO	IDAF CIR(WIN G IS A SE BY A	RD CUIT G VAILA	17	18 REV SHE PRE	PAREI W CKED Th	BY nomas	Mead	dows		4 MIC 16-E THF	DI ROCI BIT BU REE-S	6 EFEN IRCUI JFFE STATE	7 SE SI COL http	BUPPLUMBO://ww	y CE US, O w.ds	10 ENTERDHIO SCC.dl	11 R COL 43210 a.mil	LUMB 6	13 US	14 1OS,
SHEET REV STATUS OF SHEETS PMIC N/A STAN MICRO DRA THIS DRAWIN FOR US DEPAR	JDAF CIR(WIN G IS A SE BY A RTMEN CIES (RD CUIT G VAILA ALL TS DF THE	17	18 REV SHE PRE CHE	PAREI W CKED Th	BY nomas of D BY ponica L.	J. Ricc	dows		4 MIC 16-E THF	DI ROCI BIT BU REE-S	6 EFEN IRCUI JFFE STATE	7 SE SI COL http	BUPPLUMBO://ww	y CE US, O w.ds	10 ENTERDHIO SCC.dl	11 R COL 43210 a.mil	LUMB 6	13 US AR CM	14 1OS,
SHEET REV STATUS OF SHEETS PMIC N/A STAN MICRO DRA THIS DRAWIN FOR US DEPAR AND AGEN DEPARTMEN	JDAF CIR(WIN G IS A SE BY A RTMEN CIES (TAD CUIT G VAILA ALL TS DE THE DEFEN	17	18 REV SHE PRE CHE	PROVE MC	BY nomas of D BY ponica L.	J. Ricco	dows		MIC 16-E THF MO	DI ROCI BIT BU REE-S	EFEN IRCUI	7 SE SI COL http	BUPPLUMBO	y CE US, O w.ds	NTER PHIO SCC.dl	2 COL 43210 a.mil	LUMB 6	13 US AR CM G INPUT	14 1OS,

DSCC FORM 2233 APR 97

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	54ABT16244	16-bit buffer/driver with noninverting three-state outputs, TTL compatible inputs.
02	54ABT16244	16-bit buffer/driver with noninverting three-state outputs, TTL compatible inputs.

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

<u>Device class</u> <u>Device requirements documentation</u>

M Vendor self-certification to the requirements for MIL-STD-883 compliant,

non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

appendix A

Q or V Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	GDFP1-F48	48	Flat pack

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING

SIZE A		5962-93174
	REVISION LEVEL B	SHEET 2

1.3	Absolute	maximum	ratings.	1/2/3/	/
-----	-----------------	---------	----------	--------	---

Supply voltage range (V _{CC})	-0.5 V dc to	+7.0 V dc	
DC input voltage range (V _{IN})	-0.5 V dc to	+7.0 V dc	4/
DC output voltage range (V _{OUT})	-0.5 V dc to	+7.0 V dc	4/
DC input clamp current (I_{IK}) ($V_{IN} < 0.0 \text{ V or } V_{IN} > V_{CC}$)	-18 mA		
DC output clamp current (I _{OK}) (V _{OUT} < 0.0 V)	-50 mA		
DC output current (I _{OL}) (per output)	+96 mA		
Storage temperature range (T _{STG})	-65°C to +15	50°C	
Lead temperature (soldering, 10 seconds)	+300°C		
Thermal resistance, junction-to-case (θ_{JC})	See MIL-ST	D-1835	
Junction temperature (T _J)	+175°C		
Maximum power dissipation (P _D):			
Device type 01	598 mW	<u>5</u> /	
Device type 02	753 mW	5/	
• •		_	

1.4 Recommended operating conditions. 2/3/6/

Supply voltage range (V _{CC})	+4.5 V dc to +5.5 V dc
Input voltage range (V _{IN})	+0.0 V dc to V _{CC}
Output voltage range (V _{OUT})	+0.0 V dc to V _{CC}
Minimum high level input voltage (V _{IH})	+2.0 V
Maximum low level input voltage (V _{IL})	
Case operating temperature range (T _C)	-55°C to +125°C
Maximum input transition rise or fall rate ($\Delta t / \Delta V$) (outputs enabled)	10 ns/V
Maximum High level output current (I _{OH})	-24 mA
Maximum Low level output current (I _{OL})	+48 mA

6/ Unused or floating inputs must be held high or low.

STANDARD MICROCIRCUIT DRAWING

SIZE A		5962-93174
	REVISION LEVEL B	SHEET 3

^{1/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

^{2/} Unless otherwise noted, all voltages are referenced to GND.

The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C.

^{4/} The input and output voltage ratings may be exceeded provided that the input and output clamp-current ratings are observed.

Power dissipation values are derived using the formula $P_D = V_{CC}I_{CC} + nV_{OL}I_{OL}$, where V_{CC} and I_{OL} are as specified in 1.4 above, I_{CC} and V_{OL} are as specified in table I herein, and "n" represents the total number of outputs.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outline. The case outline shall be in accordance with 1.2.4 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
- 3.2.5 <u>Ground bounce load circuit and waveforms</u>. The ground bounce load circuit and waveforms shall be as specified on figure 4.
 - 3.2.6 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93174
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET 4

- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-PRF-38535, appendix A.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 126 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING

SIZE A		5962-93174
	REVISION LEVEL D	SHEET 5

		TABLE I. <u>El</u>	ectrical performa	ance char	acteristics	<u>)</u> .			
Test and MIL-STD-883 test method 1/	Symbol	Test conditions $\underline{2}/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V		Device type	V _{CC}	Group A subgroups		ts <u>3</u> /	Unit
	<u> </u>	unless otherwise					Min	Max	
High level output V _O voltage 3006	V _{OH}	For all inputs affecting output under test,	I _{OH} = -3.0 mA	All	4.5 V 5.0 V	1, 2, 3	3.0		V
		$V_{IN} = 2.0 \text{ V or } 0.8 \text{ V}$	I _{OH} = -24 mA	All	4.5 V	1, 2, 3	2.0		
Low level output voltage 3007	V _{OL}	For all inputs affecting test, V _{IN} = 2.0 V or 0. I _{OL} = 48 mA		All	4.5 V	1, 2, 3		0.55	V
Three-state output leakage current high 3021	I _{ОZН} <u>4</u> /	For control inputs affect under test, V _{IH} = 2.0 V _{OUT} = 2.7 V		All	5.5 V	1, 2, 3		+50.0	μА
Three-state output leakage current low 3020	I _{OZL} 4/	For control inputs affect under test, V _{IH} = 2.0 V V _{OUT} = 0.5 V		All	5.5 V	1, 2, 3		-50.0	μА
Negative input clamp voltage 3022	V _{IC} -	For input under test, I	I _{IN} = -18 mA	All	4.5 V	1, 2, 3		-1.2	V
Off-state leakage current	I _{OFF}	For input or output und V_{IN} or $V_{\text{OUT}} = 4.5 \text{ V}$ All other pins at 0.0 V	der test	All	0.0 V	1		±100.0	μА
High-state leakage current	I _{CEX}	For output under test, 'Outputs at high logic s		All	5.5 V	1, 2, 3		50.0	μА
Input current high	I _{IH}	For output under test,	$V_{IN} = 5.5 \text{ V}$	01	5.5 V	1, 2, 3		+1.0	μΑ
3010				02		1, 2, 3		+2.0	
Input current low	I _{IL}	For output under test,	$\overline{V_{IN}} = 0.0 \text{ V}$	01	5.5 V	1, 2, 3		-1.0	μΑ
3009				02		1, 2, 3		-2.0	
Output current 3011	l _o <u>5</u> /	V _{OUT} = 2.5 V	<u> </u>	All	5.5 V	1, 2, 3	-50.0	-180.0	mA
Quiescent supply	ΔI_{CC}	For input under test	Data inputs,	01	5.5 V	1, 2, 3		1.5	mA
current delta, TTL input level	<u>6</u> /	$V_{IN} = 3.4 \text{ V}$ For all other inputs	outputs enabled	02		1, 2, 3		2.5	
3005	<u>o</u> ,	V _{IN} = V _{CC} or GND	Data inputs, outputs disabled	All	5.5 V	1, 2, 3		1.0	
			Control	01	5.5 V	1, 2, 3		1.5	
			inputs	02		1, 2, 3		2.5	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000 SIZE A SIZE A REVISION LEVEL D SHEET 6

		TABLE I. Electrical performance	characteri	stics – Co	ntinued.			
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditions $\underline{2}/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V	Device type	V _{CC}	Group A subgroups	Lim	its <u>3</u> /	Unit
		unless otherwise specified				Min	Max	
Quiescent supply current, outputs high 3005	I _{CCH}	For all inputs, $V_{IN} = V_{CC}$ or GND $I_{OUT} = 0$ A	All	5.5 V	1, 2, 3		2.0	mA
Quiescent supply current, outputs	Iccl		01	5.5 V	1, 2, 3		32.0	
low			02		1, 2, 3		60.0	
Quiescent supply current , outputs disabled 3005	I _{CCZ}		All	5.5 V	1, 2, 3		2.0	
Input capacitance	C _{IN}	T _C = +25°C	01	5.0 V	4		10.4	pF
3012		See 4.4.1c	02				10.5	
Output capacitance	Соит		01	5.0 V	4		12.5	pF
3012			02				15.0	
Low level ground bounce noise	V _{OLP} <u>7</u> /	$V_{IH} = 3.0 \text{ V}, V_{IL} = 0.0 \text{ V}$ $T_{C} = +25^{\circ}\text{C}$ See 4.4.1d	All	5.0 V	4		875	mV
	V _{OLV}	See 4.4.10 See figure 4	01	5.0 V	4		-1550	
	<u>7</u> /		02				-1500	
High level V _{CC}	V _{OHP}		01	5.0 V	4		1500	
bounce noise	<u>7</u> /		02				1400	
	V _{OHV}		01	5.0 V	4		-550	
_	<u>7</u> /		02				-800	
Functional test 3014	<u>8</u> /	V _{IH} = 2.0 V, V _{IL} = 0.8 V Verify output V _O	All	4.5 V	7, 8	L	Н	
		See 4.4.1b	All	5.5 V	7, 8	L	Н	
Propagation delay	t _{PLH}	C _L = 50 pF minimum	01	5.0 V	9	0.7	3.2	ns
time, mAn to mYn 3003	<u>9</u> /	RL = 500Ω See figure 5		4.5 V and 5.5 V	10, 11	0.7	3.6	
			02	5.0 V	9	0.5	4.7	
				4.5 V and 5.5 V	10, 11	0.5	5.3	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93174
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET 7

		TABLE I. Electrical performance	character	istics - Co	ontinued.				
Test and Symbol MIL-STD-883 test method 1/	Symbol	Test conditions $\underline{2}/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V			Group A subgroups	Limi	its <u>3</u> /	Unit	
		unless otherwise specified				Min Max			
Propagation delay	lay t_{PHL} $C_L = 50 \text{ pF minimum}$	01	5.0 V	9	0.5	3.7	ns		
time, mAn to mYn 3003	<u>9</u> /	RL = 500Ω See figure 5		4.5 V and 5.5 V	10, 11	0.5	4.2		
			02	5.0 V	9	0.5	4.8		
				4.5 V and 5.5 V	10, 11	0.5	5.9		
Propagation delay	t _{PZH}	C_L = 50 pF minimum RL = 500 Ω See figure 5	01	5.0 V	9	0.7	4.0	ns	
time, output enable, mOE to mYn 3003	<u>9</u> /				4.5 V and 5.5 V	10, 11	0.7	4.9	
				02	5.0 V	9	1.5	6.1	
				4.5 V and 5.5 V	10, 11	1.5	6.8		
	t _{PZL}	C _L = 50 pF minimum	01	5.0 V	9	0.9	5.5	ns	
	<u>9</u> /	RL = 500Ω See figure 5		4.5 V and 5.5 V	10, 11	0.9	6.5		
			02	5.0 V	9	1.5	6.2		
				4.5 V and 5.5 V	10, 11	1.5	7.0		

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93174
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	8

		TABLE I. Electrical performance	character	istics - Co	ntinued.				
Test and MIL-STD-883 test method 1/	Symbol	Test conditions $\underline{2}/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V	Device type	Vcc	Group A subgroups	Limi	ts <u>3</u> /	Unit	
		unless otherwise specified				Min	Max		
Propagation delay	t _{PHZ}	RI - 5000	01	5.0 V	9	1.7	5.0	ns	
time, output disable, mOE to mYn 3003	<u>9</u> /				4.5 V and 5.5 V	10, 11	1.7	6.0	
				02 5.0	5.0 V	9	1.5	6.8	
				4.5 V and 5.5 V	10, 11	1.5	7.7		
	t _{PLZ}	C _L = 50 pF minimum	01	5.0 V	9	1.5	4.7	ns	
	<u>9</u> /	RL = 500Ω See figure 5		4.5 V and 5.5 V	10, 11	1.5	5.7		
			02	5.0 V	9	1.5	5.4		
				4.5 V and 5.5 V	10, 11	1.5	6.5		

- _1/ For tests not listed in the referenced MIL-STD-883 (e.g. ΔI_{CC}), utilize the general test procedure of 883 under the conditions listed herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for all I_{CC} and ΔI_{CC} tests, where the output terminals shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter. For input terminals not designated, V_{IN} = GND or $V_{IN} \ge 3.0 \text{ V}$.
- 3/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table I at 4.5 V ≤ V_{CC} ≤ 5.5 V.
- $\underline{4}$ / This test shall be guaranteed, if not tested, to the limits specified in table I herein, when performed with control inputs that affect the state of the output under test at V_{IN} = 0.8 V or 2.0 V.
- 5/ Not more than one output should be tested at one time, and the duration of the test condition should not exceed one second.
- $\underline{6}$ / This is the increase in supply current for each input that is at one of the specified TTL voltage rather than 0 V or V_{CC}. This test may be performed either on input at a time (preferred method) or with all input pins simultaneously at $V_{IN} = V_{CC} 2.1 \text{ V}$ (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times, 1.0 mA, 1.5 mA, or 2.5 mA, as applicable, and the preferred method and limits are guaranteed.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93174
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	9

TABLE I. Electrical performance characteristics - Continued.

This test is for qualification only. Ground and V_{CC} bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture. For the device under test, all outputs shall be loaded with $500~\Omega$ of load resistance and a minimum of 50~pF of load capacitance (see figure 4). Only chip capacitors and resistors shall be used. The output load components shall be located as close as possible to the device outputs. It is suggested, that whenever possible, this distance be kept to less than 0.25~inches. Decoupling capacitors shall be placed in parallel from V_{CC} to ground. The values of these decoupling capacitors shall be determined by the device manufacturer. The low and high level ground and V_{CC} bounce noise is measured at the quiet output using a 1 GHz minimum bandwidth oscilloscope with a 50Ω input impedance.

The device inputs shall be conditioned such that all outputs are at a high nominal V_{OH} level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at V_{OH} as all other outputs possible are switched from V_{OH} to V_{OH} . V_{OHV} and V_{OHP} are then measured from the nominal V_{OH} level to the largest negative and positive peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from V_{OL} to V_{OH} .

The device inputs shall be conditioned such that all outputs are at a low nominal V_{OL} level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at V_{OL} as all other outputs possible are switched from V_{OL} to V_{OH} . V_{OLP} and V_{OLV} are then measured from the nominal V_{OL} level to the largest positive and negative peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from V_{OH} to V_{OL} .

- 8/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. After incorporating allowable tolerances per MIL-STD-883, $V_{IL} = 0.4 \text{ V}$ and $V_{IH} = 2.4 \text{ V}$. For outputs, $L \le 0.8 \text{ V}$, $H \ge 2.0 \text{ V}$.
- 9/ For propagation delay tests, all paths must be tested.

STANDARD MICROCIRCUIT DRAWING

SIZE A		5962-93174
	REVISION LEVEL B	SHEET 10

Device types		01 and 02	
Case outline		Χ	
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	10E	25	30E
2	1Y1	26	4A4
3	1Y2	27	4A3
4	GND	28	GND
5	1Y3	29	4A2
6	1Y4	30	4A1
7	V_{CC}	31	V_{CC}
8	2Y1	32	3A4
9	2Y2	33	3A3
10	GND	34	GND
11	2Y3	35	3A2
12	2Y4	36	3A1
13	3Y1	37	2A4
14	3Y2	38	2A3
15	GND	39	GND
16	3Y3	40	2A2
17	3Y4	41	2A1
18	V_{CC}	42	V_{CC}
19	4Y1	43	1A4
20	4Y2	44	1A3
21	GND	45	GND
22	4Y3	46	1A2
23	<u>4Y4</u>	47	1 <u>A1</u>
24	40E	48	20E

Termir	nal descriptions
Terminal symbol	Description
mAn (m = 1 to 4, n = 1 to 4)	Data input pins
mYn (m = 1 to 4, n = 1 to 4)	Data output pins
mOE (m = 1 to 2)	Output enable control inputs (active low)

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000 SIZE A FREVISION LEVEL C SHEET 11

Inputs		Outputs
mOE	mAn	mYn
L	Н	Н
L	L	L
Н	Χ	Z

H = High voltage level.L = Low voltage level.

X = Irrelevant.Z = Disabled state.

FIGURE 2. Truth table.





FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93174
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	12




NOTES:

- 1. C_L includes a 47 pF chip capacitor (-0 percent, +20 percent) and at least 3 pF of equivalent capacitance from the test jig and probe.
- 2. $R_L = 450\Omega \pm 1$ percent, chip resistor in series with a 50Ω termination. For monitored outputs, the 50Ω termination shall be the 50Ω characteristic impedance of the coaxial connector to the oscilloscope.
- 3. Input signal to the device under test:
 - a. $V_{IN} = 0.0 \text{ V}$ to 3.0 V; duty cycle = 50 percent; $f_{IN} \ge 1 \text{ MHz}$.
 - b. t_r , t_f = 3.0 ns ± 1.0 ns. For input signal generators incapable of maintaining these values of t_r and t_f , the 3.0 ns limit may be increased up to 10 ns, as needed, maintaining the ± 1.0 ns tolerance and guaranteeing the results at 3.0 ns ± 1.0 ns; skew between any two switching inputs signals (t_{sk}) : ≤ 250 ps.

FIGURE 4. Ground bounce test circuit and waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93174
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	13



NOTES:

- 1. When measuring t_{PLZ} and t_{PZL} : $V_{TEST} = 7.0 \text{ V}$.
- 2. When measuring t_{PHZ} , t_{PZH} , t_{PLH} and t_{PHL} : $V_{TEST} = Open$
- 3. The t_{PZL} and t_{PLZ} reference waveform is for the output under test with internal conditions such that the output is at V_{OL} except when disabled by the output enable control. The t_{PZH} and t_{PHZ} reference waveform is for the output under test with internal conditions such that the output is at V_{OH} except when disabled by the output enable control.
- 4. $C_L = 50$ pF minimum or equivalent (includes test jig and probe capacitance).
- 5. $R_T = 50\Omega$ or equivalent.
- 6. $R_L = 500\Omega$ or equivalent.
- 7. Input signal from pulse generator: $V_{IN} = 0.0 \text{ V}$ to 3.0 V; PRR \leq 10 MHz; $t_r \leq$ 2.5 ns; $t_r \leq$ 2.5 ns; $t_r \leq$ and $t_r \leq$ 5 ns that the measured from 0.3 V to 2.7 V and from 2.7 V to 0.3 V, respectively; duty cycle = 50 percent.
- 8. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 9. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000 SIZE A SP62-93174 REVISION LEVEL B SHEET 14

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD
MICROCIRCUIT DRAWING

SIZE A		5962-93174
	REVISION LEVEL D	SHEET 15

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3, 7,8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

^{1/} PDA applies to subgroup 1.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C_{IN} and C_{OUT} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} and C_{OUT} shall be measured between the designated terminal and GND at a frequency of 1 MHz. This test may be performed at 10 MHz and guaranteed, if not tested, at 1 MHz. The DC bias for the pin under test (V_{BIAS}) = 2.5 V or 3.0 V. For C_{IN} and C_{OUT}, test all applicable pins on five devices with zero failures.

For C_{IN} and C_{OUT} , a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same capacitance values when tested in accordance with table I, herein. The device manufacturer shall set a function group limit for the C_{IN} and C_{OUT} tests. The device manufacturer may then test one device functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and test conditions specified in table I, herein. The device manufacturers shall submit to DSCC-VA the device functions listed in each functional group and the test results for each device tested.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000 SIZE A SIZE A REVISION LEVEL B 16

^{2/} PDA applies to subgroups 1 and 7.

d. Ground and V_{CC} bounce tests are required for all device classes. These tests shall be performed only for initial qualification, after process or design changes which may affect the performance of the device, and any changes to the test fixture. V_{OLP}, V_{OLP}, V_{OHP}, and V_{OHV} shall be measured for the worst case outputs of the device. All other outputs shall be guaranteed, if not tested, to the limits established for the worst case outputs. The worst case outputs tested are to be determined by the manufacturer. Test 5 devices assembled in the worst case package type supplied to this document. All other package types shall be guaranteed, if not tested, to the limits established for the worst case package. The 5 devices to be tested shall be the worst case device type supplied to this drawing. All other device types shall be guaranteed, if not tested, to the limits established for the worst case device type. The package type and device type to be tested shall be determined by the manufacturer. The device manufacturer will submit to DSCC-VA data that shall include all measured peak values for each device tested and detailed oscilloscope plots for each V_{OLP}, V_{OLV}, V_{OHP}, and V_{OHV} from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

Each device manufacturer shall test product on the fixtures they currently use. When a new fixture is used, the device manufacturer shall inform DSCC-VA of this change and test the 5 devices on both the new and old test fixtures. The device manufacturer shall then submit to DSCC-VA data from testing on both fixtures, that shall include all measured peak values for each device tested and detailed oscilloscope plots for each V_{OLP}, V_{OLV}, V_{OHP}, and V_{OHV} from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

For V_{OHP} , V_{OHP} , V_{OLP} , and V_{OLV} , a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same test values when tested in accordance with table I, herein. The device manufacturer shall set a functional group limit for the V_{OHP} , V_{OHV} , V_{OLP} , and V_{OLV} tests. The device manufacturer may then test one device function from a functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and conditions specified in table I, herein. The device manufacturers shall submit to DSCC-VA the device functions listed in each functional group and test results, along with the oscilloscope plots, for each device tested.

- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000 SIZE A 5962-93174 REVISION LEVEL B SHEET 17

DSCC FORM 2234 APR 97

- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25$ °C, after exposure, to the subgroups specified in table II herein.
 - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA , Columbus, Ohio 43216-5000, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000 SIZE A SP62-93174 REVISION LEVEL D SHEET 18

STANDARD MICROCIRCUIT DRAWING BULLETIN DATE: 03-02-18

Approved sources of supply for SMD 5962-93174 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9317401MXA	01295	SNJ54ABT16244WD
5962-9317402QXA	27014	54ABT16244W-QML

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- <u>2/</u> <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGEVendor namenumberand address

01295 Texas Instruments Incorporated

Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243

Point of contact: U.S. Highway 75 South

P.O. Box 84, M/S 853 Sherman, TX 75090-9493

27014 National Semiconductor

2900 Semiconductor Drive

P.O. Box 58090

Santa Clara, CA 95052-8090

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.