
								F	REVISI	ONS										
LTR		DESCRIPTION					DA	ATE (YI	R-MO-I	DA)	APPROVED									
Α				AGE 1	-		vendo	r CAG	E 270	14. Te	echnic	al		91-1	91-10-28 M. A.			Frye	-rye	
В				s V crit		Add R	HA ch	aracte	rizatio	n data	ı. Edit	orial		97-0	7-21		Мс	onica L	Poel	king
С	section Add n	Add vendor CAGE F8859. Add device type 03. Add radiation features section. Make corrections to table I to accommodate device type 03. Add notes to figure 4. Add table III. Update the boilerplate to MIL-PRF-38535 requirements jak								04-0)5-07		Т	homa	з М Не	ess				
RFV	<u> </u>							<u> </u>												
REV																				
REV SHEET REV	C	С																		
SHEET	C 15	C 16																		
SHEET	15			REV	/		C	C	С	C	С	C	С	С	С	C	C	C	C	C
SHEET REV SHEET	15			RE\ SHE	-		C 1	C 2	C 3	C 4	C 5	C 6	C 7	C 8	C 9	C 10	C 11	C 12	C C 13	C 14
SHEET REV SHEET REV STATUS	15			SHE	EET	D BY arcia B	1	2			5	6 EFEN	7 SE SI	8 UPPL	9 Y CE	10	11 COL	12 -UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA	15	16		SHE	EET PAREI	larcia B	1 3. Kelleh	2 ner			5	6 EFEN	7 SE SI COL	8 UPPL UMBI	9 Y CE US, O	10	11 R COL 43216	12 -UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICR DR THIS DRAW FOR I DEPA AND AGE	ANDAR OCIRO RAWING ING IS A USE BY ARTMEN ENCIES (16 RD CUIT G	≣	SHE	PROVE	BY	1 3. Kelleł J. Ricci	2 ner		MIC CM GA	DI CRO IOS, TE,	EFEN CIRO QUA	SE SI COL http	BUPPLUMBUD://www	9 Y CE US, O vw.ds	10 NTER	11 R COL 43210 a.mil	12 LUMB 6	13 US	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAMICR DR THIS DRAW FOR I DEPA	ANDAR OCIRO RAWING ING IS A USE BY ARTMEN ENCIES (16 RD CUIT G	≣	SHE PRE CHE	PROVE	BY homas D BY Michae	J. Ricci	2 ner		MIC CM GA	DI CRO IOS, TE,	6 EFEN CIRC	SE SI COL http	BUPPLUMBUD://www	9 Y CE US, O vw.ds	NTER OHIO SCC.dl	11 R COL 43210 a.mil	12 LUMB 6	13 US	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICR DR THIS DRAW FOR I DEPA AND AGE DEPARTME	ANDAR OCIRO RAWING ING IS A USE BY ARTMEN ENCIES (TO CONTROL OF THE DEFEN	≣	SHE PRE CHE	EPAREI MECKED TI	BY homas D BY Michae APPRO 89-C LEVEL	J. Ricci	2 ner		MIC CW GA MC	DI CRO IOS, TE,	CIRO QUA TTL	SE SI COL http	S, DI WO- IPAT LICC	9 Y CE US, O vw.ds	NTER PHIO SCC.dl	ADVA	12 LUMB 6	us D OR	

DESC FORM 193
JUL 94
<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.


1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:

For device classes M and Q:



For device class V:



- 1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type	<u>Generic number</u>	<u>Circuit function</u>
01	54ACT32	Quad two-input OR gate, TTL compatible inputs
02	54ACT11032	Quad two-input OR gate, TTL compatible inputs
03	54ACT32	Quad two-input OR gate, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original issuance of this drawing, device classes M and Q designators will not be included in the PIN and will not be marked on the device.

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89736
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 2

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
С	GDIP1-T14 or CDIP2-T14	14	Dual-in-line
D	GDFP1-F14 or CDFP2-F14	14	Flat pack
Е	GDIP1-T16 or CDIP2-T16	16	Dual-in-line
2	CQCC1-N20	20	Square leadless chip carrier
X	CDFP3-F14	14	Flat pack

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1.3 Absolute maximum ratings. 1/2/3/

Supply voltage range (V _{CC})	0.5 V dc to +6.0 V dc
DC input voltage range (V _{IN})	
DC output voltage range (V _{OUT})	0.5 V dc to V _{CC} + 0.5 V dc
DC input diode current	±20 mA
DC output diode current (per pin)	
DC output source or sink current	
DC V _{CC} or GND current	
Maximum power dissipation (P _D)	
Storage temperature range (T _{STG})	
Lead temperature (soldering, 10 seconds):	
Case outline X	+260°C
All other case outlines except case X	
Thermal resistance, junction-to-case (Θ _{JC})	
Junction temperature (T _J)	
out of the factor of the facto	

1.4 Recommended operating conditions. 2/3/5/

Supply voltage range (V _{CC})	4.5 V dc to +5.5 V dc
Minimum high level input voltage (VIH)	2.0 V dc
Maximum low level input voltage (V _{IL})	0.8 V dc
Input voltage range (V _{IN})	
Output voltage range (Vout)	+0.0 V dc to V _{CC}
Maximum input rise or fall rate $(\Delta t/\Delta V)$	0 to 8 ns/V
Case operating temperature range (T _C)	-55°C to +125°C

1.5 Radiation features.

Maximum total dose available (dose rate = $50 - 300$ rads (Si)/s):	
Device type 01	100 krads (Si)
Device type 03	
Single Event Latch-up (SEL):	
Device type 01	\geq 100 MeV-cm ² / mg
Single Event Latch-up (SEL) or single event upset (SEU):	
Device type 03	\geq 93 MeV-cm ² / mg

^{5/} Unused inputs must be held high or low to prevent them from floating.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89736
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 3

^{1/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

^{2/} Unless otherwise noted, all voltages are referenced to GND.

The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C.

 $[\]frac{4}{2}$ For packages with multiple V_{CC} and GND pins, this value represents the total current into all V_{CC} or GND.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DOD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

ELECTRONIC INDUSTRIES ALLIANCE (EIA)

EIA/JEDEC Standard No. 78 - IC Latch-Up Test

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices.

(Applications for copies should be addressed to the Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA, 22201-3834.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents may also be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89736
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 4

- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
 - 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.
- 3.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-PRF-38535, appendix A.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 36 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89736
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 5

Test and MIL-STD-883 test method 1/	Symbol	-55°C ≤ +4.5 V ≤	ditions $\underline{2}/$ $T_C \le +125^\circ$ $V_{CC} \le +5.5$	C V	Device type and Device	Vcc	Group A subgroups		s <u>4</u> /	Uni
		unless othe	•		class			Min	Max	
Positive input clamp voltage	V _{IC+}	For input under t	est, $I_{IN} = 18$	3 mA	01, 02 V	GND	1, 2, 3		5.7	V
3022			M, D, P,	L. R	01 V		1		5.7	
		For input under t	est, $I_{IN} = 1$	mA	03 Q, V		1, 2, 3	0.4	1.5	V
Negative input clamp voltage	V _{IC} -	For input under t	est, I _{IN} = -1	8 mA	01, 02 V	Open	1, 2, 3		-1.2	V
3022			M, D, P,	ı D	01 V		1		-1.2	
		For input under t			03		1, 2, 3	-0.4	-1.5	V
High level output	V _{OH}	$V_{IN} = 2.0 \text{ V or } 0.$	8 V		Q, V All	4.5 V	1, 2, 3	4.4		V
voltage	<u>5/</u>	Іон = -50 μΑ			All 01	4.5 V	1	4.4		1
			M, D, P,	L, R	V All	5.5 V	1, 2, 3	5.4		1
					All 01	5.5 V	1	5.4		<u> </u>
		$V_{IN} = 2.0 \text{ V or } 0.$	M, D, P, I 8 V	L, R	V All	4.5 V	1, 2, 3	3.7		1
		$I_{OH} = -24 \text{ mA}$			All 01	4.5 V	1	3.7		<u> </u>
			M, D, P,	L, R	V All	5.5 V	1, 2, 3	4.7		.
					All 01	5.5 V	1, 2, 3	4.7		1
		$V_{IN} = 2.0 \text{ V or } 0.$	M, D, P,	L, R	V All	5.5 V		3.85		
		$I_{OH} = -50 \text{ mA}$			All		1, 2, 3			<u> </u>
			M, D, P,	L, R	01 V	5.5 V	1	3.85		
Low level output voltage	V _{OL}	$V_{IN} = 2.0 \text{ V or } 0.8$ $I_{OL} = 50 \mu\text{A}$	8 V 		All All	4.5 V	1, 2, 3		0.1	V
3007	<u>5</u> /		M, D, P,	L, R	01 V	4.5 V	1		0.1	
					All All	5.5 V	1, 2, 3		0.1	
			M, D, P,	L, R	01 V	5.5 V	1		0.1	
		$V_{IN} = 2.0 \text{ V or } 0.$ $I_{OL} = 24 \text{ mA}$,	All All	4.5 V	1, 2, 3		0.5	
		J	M, D, P,	L. R	01 V	4.5 V	1		0.5	1
			IVI, D, I,	-, 13	All All	5.5 V	1, 2, 3		0.5	1
			MPP	ı D	01	5.5 V	1		0.5	1
		$V_{IN} = 2.0 \text{ V or } 0.$	M, D, P, I 8 V	L, K	All	5.5 V	1, 2, 3		1.65	1
		$I_{OL} = 50 \text{ mA}$			All 01	5.5 V	1		1.65	1
			M, D, P,	L, R	V		<u> </u>			
See footnotes at en		PD.		SIZE						
MICRO	STANDA CIRCUIT	DRAWING		A				5	962-89	9736
		ITER COLUMBUS 43216-5000			F	REVISION	LEVEL C	SHE	EET 6	

Test and MIL-STD-883	Symbol		nditions <u>2</u> / <u>3</u> / ≤ T _C ≤ +125°C	Device type	Vcc	Group A subgroups	Limit	ts <u>4</u> /	Uni
test method 1/			\leq V _{CC} \leq +5.5 V	and		0009.00,			
			erwise specified	Device class			Min	Max	1
nput leakage current high	I _{IH}	V _{IN} = 5.5 V		All All	5.5 V	1, 2, 3		1.0	μА
3010			M, D, P, L, R	01 V	5.5 V	1		1.0	1
Input leakage current low	I _{IL}	V _{IN} = 0.0 V	-	All All	5.5 V	1, 2, 3		-1.0	μΑ
3009			M, D, P, L, R	01 V	5.5 V	1		-1.0	1
Quiescent supply current delta, TTL	Δlcc		test, $V_{IL} = V_{CC} - 2.1 \text{ V}$ uts, $V_{IN} = V_{CC}$ or GND	All All	5.5 V	1, 2, 3		1.6	m/
input levels	<u>6</u> /	רטו אוו טנווטו וווףט	M, D	01 V	1	1		1.6	1
		P, L, R	v				3.5		
Quiescent supply	Іссн	V _{IN} = 5.5 V		01, 02 All	5.5 V	1, 2, 3		80	μA
current high 3005			M	01	†	1		100	1
3000			D P, L, R	V				1.0 3.5	m.
		V _{IN} = 5.5 V	Γ, L, N	03 All	5.5 V	1		2.0	μΑ
				Ali		2, 3		80	-
			M, D, P, L, R, F <u>7</u> /	03 Q, V	-	1		50	-
Quiescent supply current low	I _{CCL}	V _{IN} = 0.0 V	1	01, 02 All	5.5 V	1, 2, 3		80	μ
3005			M	01	1	1		100	1
			D P, L, R	V				1.0 3.5	m
		V _{IN} = 0.0 V	Γ, L, Ι	03 All	5.5 V	1		2.0	μ
			ļ			2, 3		80	
			M, D, P, L, R, F <u>7</u> /	03 Q, V	1	1		50	
Input capacitance 3012	C _{IN}	See 4.4.1c T _C = +25°C		All All	GND	4		10.0	pl
Power dissipation capacitance	C _{PD} 8/	See 4.4.1c T _C = +25°C		01, 03 All	5.0 V	4		72	р
	-	f = 1 MHz	ı	02 All				32	
Latch-up input/output over-voltage	Icc (O/V1)	$\begin{aligned} t_w &\geq 100~\mu\text{s},~t_{cool}\\ 5~\mu\text{s} &\leq t_r \leq 5~\text{ms}\\ 5~\mu\text{s} &\leq t_f \leq 5~\text{ms}\\ V_{test} &= 6.0~V,~V_{CO} \end{aligned}$		All V	5.5 V	2		200	m

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89736
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 7

		TABLE I. Electrica	l performa	nce ch	naracterist	ics - Con	tinued.			
Test and MIL-STD-883 test method 1/	Symbol	Test condition $-55^{\circ}C \le T_{C} \le +4.5 \text{ V} \le V_{CC}$ unless otherwi	≤ +125°C c ≤ +5.5 V		Device type and Device	V _{CC}	Group A subgroups	Limi	ts <u>4</u> /	Unit
		unless otherwi	se specille	au .	class			IVIIII	IVIAX	
Latch-up input/output positive over- current	O/I1+)	$\begin{array}{l} t_\text{W} \geq 100~\mu\text{s},~t_\text{cool} \geq \\ 5~\mu\text{s} \leq t_\text{r} \leq 5~\text{ms} \\ 5~\mu\text{s} \leq t_\text{f} \leq 5~\text{ms} \\ V_\text{test} = 6.0~\text{V},~V_\text{CCO} \\ I_\text{trigger} = +120~\text{mA} \\ \text{See}~4.4.1d \end{array}$			AII V	5.5 V	2		200	mA
Latch-up input/output negative over- current	(O/I1-)	$\begin{array}{l} t_w \geq 100~\mu s,~t_{cool} \geq \\ 5~\mu s \leq t_r \leq 5~m s \\ 5~\mu s \leq t_f \leq 5~m s \\ V_{test} = 6.0~V,~V_{CCO} \\ I_{trigger} = -120~m A \\ See~4.4.1d \end{array}$			AII V	5.5 V	2		200	mA
Latch-up supply over-voltage	I _{CC} (O/V2)	$\begin{array}{l} t_{\text{W}} \geq 100~\mu\text{s},~t_{\text{cool}} \geq \\ 5~\mu\text{s} \leq t_{\text{f}} \leq 5~\text{ms} \\ 5~\mu\text{s} \leq t_{\text{f}} \leq 5~\text{ms} \\ V_{\text{test}} = 6.0~\text{V},~\text{V}_{\text{CCO}} \\ V_{\text{over}} = 9.0~\text{V} \\ \text{See}~4.4.1\text{d} \end{array}$			AII V	5.5 V	2		100	mA
Functional tests 3014	<u>10/</u>	See 4.4.1b, V _{IH} = V _{IL} = 0.8 V	2.0 V,		AII AII	4.5 V	7, 8	L	Н	
		Verify output V _{OU}	Т			5.5 V		L	Н	
			M, D, P,	L, R	01 V	4.5 V	7	L	Н	
Propagation delay time, nA, nB to nY 3003	t _{PLH} 11/	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$ See figure 4			01 All 02, 03 All	4.5 V	9	1.5	7.0 8.1	ns
0000		Г	M, D, P, L	, R	01 V		9	1.5	7.0	
		_			01 All		10, 11	1.5	7.5	·
					02 All			1.5	9.6	
					03 All			1.5	9.0	
	t _{PHL}	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$			01 All	4.5 V	9	1.5	7.0	
	<u>11</u> /	See figure 4			02 All			1.5	7.4	
					03 All			1.5	8.0	
			M, D, P, L	, R	01 V		9	1.5	7.0	,
					01 All		10, 11	1.5	7.5	
					02 All			1.5	8.4	
					03 All			1.5	9.0	
See footnotes on ne	ext sheet.							•	•	
STANDARD MICROCIRCUIT DRAWING			SIZE A				5962-	89736		
		TER COLUMBUS 43216-5000				REVIS	ION LEVEL	S	HEET	8

DSCC FORM 2234 APR 97

TABLE I. Electrical performance characteristics - Continued.

- 1/ For tests not listed in the referenced MIL-STD-883, (e.g. △I_{CC}), utilize the general test procedure of 883 under the conditions listed herein. All inputs and outputs shall be tested, as applicable, to the tests in table I herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table herein. Output terminals not designated shall be high level logic, low level logic, or open except for the I_{CC} and ΔI_{CC} tests, the output terminal shall be open. When performing the I_{CC} and ΔI_{CC} tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ RHA parts for device type 01 are tested at all levels M, D, P, L, and R of irradiation. Pre and post irradiation values are identical unless otherwise specified in table I.
 - RHA parts for device type 03 meet all levels M, D, P, L, R, and F of irradiation. Pre and post irradiation values are identical unless otherwise specified in table I.
 - When performing post irradiation electrical measurements for any RHA level for any device, $T_A = +25$ °C.
- 4/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 5/ The V_{OH} and V_{OL} tests shall be tested at $V_{CC} = 4.5$ V. The V_{OH} and V_{OL} tests are guaranteed, if not tested, for $V_{CC} = 5.5$ V. Limits shown apply to operation at $V_{CC} = 5.0$ V ± 0.5 V. Transmission driving tests are performed at $V_{CC} = 5.5$ V with a 2 ms duration maximum. Transmission driving tests may be performed using $V_{IN} = V_{CC}$ or GND. When $V_{IN} = V_{CC}$ or GND is used, the test is guaranteed for $V_{IN} = 2.0$ V or 0.8 V.
- 6/ This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at V_{IN} = 2.1 V (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times ΔI_{CC} maximum; and the preferred method and limits are guaranteed.
- 7/ The maximum limit for this parameter at 100 krads (Si) is 2 μ A.
- 8/ Power dissipation capacitance (C_{PD}) determines both the power consumption (P_D) and current consumption (I_S) . Where: $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC}) f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC})$ $I_S = (C_{PD} + C_L) V_{CC} f + I_{CC} + (n \times d \times \Delta I_{CC})$
 - f is the frequency of the input signal; n is the number of device inputs at TTL levels; d is the duty cycle of the input signal; and C_L is the external output load capacitance.
- 9/ See EIA/JEDEC STD. 78 for electrically induced latch-up test methods and procedures. The values listed for I_{trigger} and V_{over}, are to be accurate within ±5 percent.
- 10/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. After incorporating allowable tolerances per MIL-STD-883, V_{IL} = 0.4 V and V_{IH} = 2.4 V. For outputs, L ≤ 0.8 V H ≥ 2.0 V.
- $\underline{11}$ / For propagation delay tests, all paths must be tested. AC limits at V_{CC} = 5.5 V are equal to limits at V_{CC} = 4.5 V and guaranteed by testing at V_{CC} = 4.5 V. Minimum AC limits are guaranteed for V_{CC} = 5.5 V by guardbanding the V_{CC} = 4.5 V minimum limits to 1.5 ns.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89736
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 9

Device types	01,	03	0	2
Case outlines	C, D, X	2	Е	2
Terminal number		Terminal s	symbol	
1	1A	NC	1A	NC
2	1B	1A	1Y	Vcc
3	1Y	1B	2Y	2B
4	2A	1Y	GND	2A
5	2B	NC	GND	1B
6	2Y	2A	3Y	NC
7	GND	NC	4Y	1A
8	3Y	2B	4B	1Y
9	3B	2Y	4A	2Y
10	3A	GND	3B	GND
11	4Y	NC	3A	NC
12	4B	4Y	V_{CC}	GND
13	4A	4B	Vcc	3Y
14	V_{CC}	4A	2B	4Y
15		NC	2A	4B
16		3Y	1B	NC
17		NC		4A
18		3B		3B
19		3A		3A
20		Vcc		Vcc

NC = No connection.

Pin description			
Terminal symbol	Description		
nA (n = 1 to 4)	Data inputs		
nB (n = 1 to 4)	Data inputs		
nY (n = 1 to 4)	Data outputs		

FIGURE 1. <u>Terminal connections.</u>

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89736
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 10

Inp	Outputs	
nA	nB	nΥ
L	L	L
L	Н	Н
Н	L	Н
Н	Н	Н

H = High voltage level L = Low voltage level

FIGURE 2. Truth table.






FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89736
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 11





NOTES:

- 1. C_L = 50 pF (includes test jig and probe capacitance). 2. R_T = 50 Ω or equivalent, R_L = 500 Ω or equivalent.
- 3. Input signal from pulse generator: V_{IN} = 0.0 V to 3.0 V; PRR \leq 10 MHz; Z_{O} = 50 Ω , $t_{r} \leq$ 3.0 ns; $t_{f} \leq$ 3.0 ns; t_{r} and t_{f} shall be measured from 0.3 V to 2.7 V and from 2.7 V to 0.3 V, respectively; duty cycle = 50 percent.
- 4. Timing parameters shall be tested at a minimum input frequency of 1MHz.
- 5. The outputs are measured one at a time with one transition per measurement.

FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89736
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 12

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-89736
		REVISION LEVEL C	SHEET 13

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>2</u> / <u>3</u> / 1, 2, 3, 7, 8, 9
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	<u>3</u> / 1, 2, 3, 7,8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

TABLE III. Burn-in and operating life test, Delta parameters (+25°C).

Parameter <u>1</u> /	Symbol	Device type	Delta limits
Quiescent supply current	I _{CCH} , I _{CCL}	01	±100 nA <u>2</u> /
		03	±150 nA
Supply current delta	ΔI_{CC}	03	±0.4 mA
Input current low level	I _{IL}	03	±20 nA
Input current high level	I _{IH}	03	±20 nA
Output voltage low level (V _{CC} = 5.5 V, I _{OL} = 24 mA)	V _{OL}	03	±0.04 V
Output voltage high level (V _{CC} = 5.5 V, I _{OH} = -24 mA)	V _{OH}	03	±0.2 V

^{1/} These parameters shall be recorded before and after the required burn-in and life tests to determine the delta limits.

2/ This limit may not be production tested.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-89736
		REVISION LEVEL C	SHEET 14

 ^{1/} PDA applies to subgroup 1.
 2/ PDA applies to subgroups 1, 7, and deltas.
 3/ Delta limits, as specified in table III, shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C_{IN} and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For C_{IN} and C_{PD}, test all applicable pins on five devices with zero failures.
- d. Latch-up tests are required for device class V. These tests shall be performed only for initial qualification and after process or design changes that may affect the performance of the device. Latch-up tests shall be considered destructive. For latch-up tests, test all applicable pins on five devices with zero failures.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25 C±5°C, after exposure, to the subgroups specified in table II herein.
 - c. RHA tests for device classes M, Q, and V for levels M, D, P, L, R, and F shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the device.
 - d. Prior to irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table I for subgroups specified in table II herein.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-89736
		REVISION LEVEL C	SHEET 15

- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, condition A, and as specified herein. Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:
 - a. Device type 01:
 - (1) Inputs tested high, V_{CC} = 5.5 V dc +5%, R_{CC} = 10 Ω +20%, V_{IN} = 5.0 V dc +5%, R_{IN} = 1 k Ω +20%, and all outputs are open.
 - (2) Inputs tested low, V_{CC} = 5.5 V dc +5%, R_{CC} = 10 Ω +20%, V_{IN} = 0.0 V dc, R_{IN} = 1 k Ω +20%, and all outputs are open.
 - b. Device type 03:
 - (1) Inputs tested high, $V_{CC} = 5.5 \text{ V}$ dc $\pm 5\%$, $V_{IN} = 5.0 \text{ V}$ dc $\pm 10\%$, $R_{IN} = 1 \text{ k}\Omega \pm 20\%$, and all outputs are open.
 - (2) Inputs tested low, V_{CC} = 5.5 V dc ±5%, V_{IN} = 0.0 V dc, R_{IN} = 1 k Ω ±20%, and all outputs are open.
- 4.4.4.1.1 <u>Accelerated aging test</u>. Accelerated aging shall be performed on classes M, Q, and V devices requiring an RHA level greater than 5K rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limit at 25°C ±5°C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
 - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-89736
		REVISION LEVEL C	SHEET 16

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 04-05-07

Approved sources of supply for SMD 5962-89736 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor Similar PIN <u>2</u> /
5962-8973601CA	27014	54ACTQ32DMQB
5962-8973601DA	27014	54ACTQ32FMQB
5962-89736012A	27014	54ACTQ32LMQB
5962-8973602EA	<u>3</u> /	54ACT11032
5962-89736022A	<u>3</u> /	54ACT11032
5962R8973601VCA	27014	54ACTQ32JRQMLV
5962R8973601VDA	27014	54ACTQ32WRQMLV
5962R8973601V2A	27014	54ACTQ32ERQMLV
5962-8973603XA	F8859	54ACT32K02Q
5962-8973603VXA	F8859	54ACT32K02V
5962-8973603XC	F8859	54ACT32K01Q
5962-8973603VXC	F8859	54ACT32K01V
5962F8973603XA	F8859	RHFACT32K02Q
5962F8973603VXA	F8859	RHFACT32K02V
5962F8973603XC	F8859	RHFACT32K01Q
5962F8973603VXC	F8859	RHFACT32K01V

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE number	Vendor name and address
	<u>ua aaa</u>
27014	National Semiconductor 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090
F8859	ST Microelectronics 3 rue de Suisse BP4199 35041 RENNES cedex2 - FRANCE

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.