# KW45B (radio) and KW45Z (MCU)

# **KW45 Product Family**

Highly Secure, Bluetooth Low Energy 5.3 Wireless MCU with CAN FD

Rev. 9 — 12/2022

Data Sheet: Technical Data

KW45B41Zx2AFxBx KW45B41Zx3AFxBx KW45Z410x2AFxBx KW45Z410x3AFxBx

KW45Z410x2AFxBx KW45Z410x3AFxBx

40HVQFN 6 x 6 x 0.85 mm

Pitch 0.5 mm Wettable Flanks 48HVQFN
7 x 7 x 0.85 mm
Pitch 0.5 mm

Wettable Flanks

For automotive applications, an integrated FlexCAN supporting CAN and CAN FD compliant with the ISO 11898-1 standard. The on-chip, low-power UARTs have LIN capabilities. The family is AEC-Q100 Grade 2 automotive certified, with an extended ambient operating temperature range up to +105 °C, MISRA C:2012, and Automotive SPICE (ASPICE) process compliant.

stored as encrypted data and then decrypted on-the-fly enabling protection

The KW45 product family is a low-power, highly secure, single-chip wireless MCU that integrates a high performance Bluetooth Low Energy version 5.3

radio and CAN FD for Automotive and Industrial applications.

The family integrates a state-of-the-art, scalable security architecture including Arm<sup>®</sup> TrustZone<sup>®</sup>-M, a resource domain controller, and an isolated EdgeLock<sup>™</sup> Secure Enclave supporting hardware cryptographic accelerators, random number generators and key generation, storage and management and secure debug. Flash memory contents can optionally be

#### Application core

- Up to 96 MHz Arm Cortex®-M33 core
- · Up to 1 MB flash memory

of sensitive data and algorithms.

- 128 KB SRAM
- TrustZone-M, IEEE 754 FPU, DSP, MPU, NVIC, SysTick
- 8 KB Code Cache to improve performance and efficiency
- Secure Boot ROM

#### Target applications

- · Automotive
  - Secure Car Access
  - Keyless Entry
  - Passive Entry/Passive Start (PEPS) Systems
  - Wireless Battery Management Systems (WBMS)
- Industrial/IoT
  - Positioning/Localization
  - Building Control and Monitoring
  - Process/Factory Automation

#### Bluetooth Low Energy radio core

- Dedicated CM3 core running at up to 64 MHz
- · 256 kB Flash supporting upgradable software radio
- · 88 KB SRAM optimized for link layer support
- · Up to 24 simultaneous connections
- -106 dBm 125 kbps Long Range Receive Sensitivity
- -102 dBm 500 kbps Long Range Receive Sensitivity
- -97.5 dBm 1 Mbps Receive Sensitivity
- -95 dBm 2 Mbps Receiver Sensitivity
- Programmable Transmit Output Power up to +10 dBm
- Data Rates: 125 kbps, 500 kbps, 1 Mbps, and 2 Mbps
- Modulation Types: 2 Level FSK, GFSK, MSK, GMSK
- Integrated memories in radio containing Bluetooth LE Controller Stack and radio drivers
- · On-chip balun with single ended bidirectional RF port
- Low external component counts for low cost, small formfactor designs

Table continues on the next page...

NXP reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.





Access Control

#### **EdgeLock Secure Enclave**

- · Secure boot and debug
- Trusted resource domain controller (TRDC) providing programmable control mechanisms for independent processing domains including embedded memory and peripherals
  - Privilege/user
  - Data only
  - Execute only
  - Read-only access
  - Secure/Non-secure

### Advanced flash access protection

- Write/Erase protection, Execute only, Data only access control
- Optional encryption and on-the-fly decryption using a PRINCE XEX block cipher mode
- · Hardware encryption and decryption
  - Symmetric Key Encryption
    - AES-128/192/256
    - ECB, CBC, CTR, GCM, CMAC, and CCM Modes
  - Asymmetric Key Encryption
    - · ECC NIST P-192/224/256/384/521
    - Curve25519
  - Key Exchange Algorithms
    - ECDH(E)
    - SPAKE2+
    - JPAKE
  - Digital Signature Algorithms
    - · ECDSA
    - · Ed25519
  - Hash Algorithms
    - · SHA2-224/256/384/512
    - Poly1305

Data Sheet: Technical Data

Secure key generation, storage, and management

#### Safety

- Memory Protection Unit (MPU)
- · Register write protection
- · Illegal memory access
- · Flash area protection
- SRAM Error Correction Code (ECC) and SRAM parity error check
- Clock Frequency Accuracy Measurement Circuit (CAC) using Signal Frequency Analyzer (SFA) module
- Cyclic Redundancy Check (CRC) calculator
- Two internal, independent and one external watchdog timer
- · Clock loss detection
- · Main oscillator stop detection (Loss of lock detection)
- · Low voltage / high voltage detection

#### Low-power consumption (DCDC 3.6 V, 25 °C)

- Typical active core current: <5.3 mA at 96 MHz (<55 μA/ MHz)
- Transceiver current (DC-DC buck mode, 3.3 V supply)
  - Typical RX: 4.7 mA
  - Typical TX at 0 dBm: 4.6 mA and 18.7 mA at 10 dBm
- Less than 3  $\mu A$  in power-down mode with real-time clock (RTC) active and 32 KB SRAM retention
- Less than 1.5 μA in Deep Power-Down mode with RTC
- Multiple power-down modes supporting currents as low as 300 nA
- Ultra-low leakage Smart Power Switch with less than 100 nA sleep current with exit from internal timer or GPIO.

#### Clocks

- 32 MHz RF crystal oscillator
- 32.768 kHz crystal oscillator
- Internal 192 MHz high frequency free running oscillator providing 48/64/96 MHz clock
- Internal low frequency free running oscillator providing 6 MHz clock
- Internal low power free running oscillator providing 32 kHz clock

- Pseudo (PRNG) and True Random Number Generator (TRNG) with 512-bits entropy supporting NIST SP 800-90A and SP 800-90B
- Support for secure over-the-air (OTA) firmware updates
- Four digital tamper pins with optional interrupt and seconds timestamp upon trigger
- Universally Unique ID (UUID) programmed by NXP during factory programming
- 24-bit unique IEEE media access control (MAC) subaddress
- · Factory Root of Trust programming

#### System peripherals

- DC/DC converter supporting buck and bypass operating modes
- Asynchronous DMA controller with per channel access permissions (secure/non-secure)
- Two internal and one external watchdog monitors
- · Nested vectored interrupt controller
- Wake-up unit for power-down modes

#### **Timers**

- Two 6-channel 32-bit timers (TPM) with PWM capability and DMA support
- Two 32-bit low-power timers (LPTMR) or pulse counters with compare features
- 4-channel 32-bit low-power periodic interrupt timer (LPIT) with DMA support
- · One 56-bit timestamp timer
- 32-bit seconds real time counter (RTC) with 32-bit alarm and independent power supply
- Signal frequency analyzer (SFA) provides facilities for measurement of clock period/frequency as well as time between triggers

#### Input supply voltage options:

Data Sheet: Technical Data

- Integrated DCDC regulator 1.8–3.6 V providing power to Core\_LDO regulator, SYS\_LDO regulators, and Radio
- Integrated Core\_LDO regulator 1.2 V–3.6 V powering the core digital domain
- Integrated SYS\_LDO regulator 1.71 V to 3.6 V powering the SYS domain
- DCDC and Core\_LDO regulators can support bypass modes

#### **Analog modules**

- 16-bit single ended SAR Analog-to-digital converter (ADC) up to 2 Msps
- Two high-speed analog comparators (CMP) with 8-bit digital-to-analog converter (DAC)
- 1.0 V to 2.1 V Voltage Reference (Vref)

#### Communication interfaces

- FlexCAN with CAN and CAN FD supporting the full implementation of the CAN Specification Version 2.0, Part B. FD Support.
- Two Low Power UART (LPUART) modules with LIN support
- Two Low Power SPI modules and one MIPI-I3C module
- Two Low Power I2C (LPI2C) modules supporting the System Management Bus (SMBus) Specification, version
   2
- One programmable FlexIO module supporting emulation of UART, I2C, SPI, Camera IF, LCD RGB, PWM/ Waveform generation

#### **Human Machine Interface modules**

General-purpose input/output (GPIO)

#### Operating characteristics

- Temperature range (ambient): –40 °C to 105 °C
- Temperature range (junction): –40 °C to 125 °C
- DC/DC voltage range: 1.8 V to 3.6 V
- Bypass voltage range: 1.8 V to 3.6 V
- Qualification: AEC-Q100 Grade 2

Table 1. Ordering Information of radio parts <sup>1</sup>

Part Number	Packaging Type	Radio Protocol	Memory (Flash/ RAM)	Packages	CAN	Qualification
KW45B41Z53AFTBT	Tray	Bluetooth LE 5.3	512 KB/128 KB	7x7 48-pin	Yes	AEC-Q100 Grade
KW45B41Z53AFTBR	Tape and Reel			HVQFN "Wettable"		2
KW45B41Z53AFPBT	Tray			6x6 40-pin		
KW45B41Z53AFPBR	Tape and Reel			HVQFN "Wettable"		
KW45B41Z52AFTBT	Tray			7x7 48-pin	No	
KW45B41Z52AFTBR	Tape and Reel			HVQFN "Wettable"		
KW45B41Z52AFPBT	Tray		6x6 40-pin HVQFN "Wettable"			
KW45B41Z52AFPBR	Tape and Reel					
KW45B41Z83AFTBT	Tray		1 MB/128 KB	7x7 48-pin	Yes	
KW45B41Z83AFTBR	Tape and Reel			HVQFN "Wettable"	No	_
KW45B41Z82AFTBT	Tray					
KW45B41Z82AFTBR	Tape and Reel					
KW45B41Z83AFPBT	Tray			6x6 40-pin	Yes	
KW45B41Z83AFPBR	Tape and Reel			HVQFN "Wettable"		
KW45B41Z82AFPBT	Tray				No	
KW45B41Z82AFPBR	Tape and Reel					

<sup>1.</sup> To confirm current availability of orderable part numbers, go to <a href="http://www.nxp.com">http://www.nxp.com</a> and perform a part number search.

Table 2. Ordering Information of non-radio parts <sup>1</sup>

Part Number	Packaging Type	Protocol	Memory (Flash/RAM)	Packages	CAN	Qualification
KW45Z41053AFTBT	Tray	MCU only	512 KB/128 KB	7x7 48-pin	Yes	AEC-Q100 Grade
KW45Z41053AFTBR	Tape and Reel			HVQFN "Wettable"		2
KW45Z41052AFTBT	Tray				No	
KW45Z41052AFTBR	Tape and Reel					

Table 2. Ordering Information of non-radio parts <sup>1</sup> (continued)

Part Number	Packaging Type	Protocol	Memory (Flash/RAM)	Packages	CAN	Qualification
KW45Z41053AFPBT	Tray			6x6 40-pin	Yes	
KW45Z41053AFPBR	Tape and Reel			HVQFN "Wettable"		
KW45Z41052AFPBT	Tray				No	
KW45Z41052AFPBR	Tape and Reel					
KW45Z41083AFTBT	Tray		1 MB/128 KB	7x7 48-pin	Yes	
KW45Z41083AFTBR	Tape and Reel			HVQFN "Wettable"		
KW45Z41082AFTBT	Tray				No	
KW45Z41082AFTBR	Tape and Reel					
KW45Z41083AFPBT	Tray			6x6 40-pin	Yes	
KW45Z41083AFPBR	Tape and Reel			HVQFN "Wettable"		
KW45Z41082AFPBT	Tray				No	
KW45Z41082AFPBR	Tape and Reel					

1. To confirm current availability of orderable part numbers, go to http://www.nxp.com and perform a part number search.

#### NOTE

- In case of Tray 7x7 48-pin HVQFN "Wettable" Minimum Package Quantity is 260 pcs
- In case of Tray 6x6 40-pin HVQFN "Wettable" Minimum Package Quantity is 490 pcs
- In case of Tape and Reel 7x7 48-pin and 6x6 40-pin HVQFN "Wettable" Minimum Package Quantity is 2 kpcs

Table 3. Device Revision Number


Device Mask Set Number	SIM_SDID[REVID]
P43C	0b11

Table 4. Related Resources

Туре	Description	Resource
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.	KW45B41ZRM
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.	This document
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.	KW45_K32W1_2P43C

Table 4. Related Resources (continued)

Туре	Description	Resource
Package drawing	Package dimensions are provided in package drawings.	• 48 HVQFN:SOT619-17(D) • 40 HVQFN:SOT618-13(DD)



Downloaded from Arrow.com.

# Contents

1	Ratings9	3.2.5	Free-running oscillator FRO-32K specification	ns
1.1	Thermal handling ratings9			38
1.2	Moisture handling ratings9	3.2.6	Free-running oscillator FRO-16K specification	ns
1.3	ESD and Latch-Up Ratings9			39
1.4	Voltage and current maximum ratings9	3.3	Memories and memory interfaces	39
1.5	Required Power-On-Reset (POR) Sequencing	3.3.1	Flash electrical specifications	39
	10	3.3.1.1	Flash Read wait state control specifications	39
1.6	Power Sequence11	3.3.1.2	Flash timing specifications	40
2	General11	3.3.1.3	Flash high voltage current behavior	41
2.1	AC electrical characteristics11	3.3.1.4	Flash reliability specifications	41
2.2	Nonswitching electrical specifications12	3.4	Radio modules	
2.2.1	Voltage and current operating requirements.12	3.4.1	2.4 GHz radio transceiver electrical	
2.2.2	HVD, LVD, and POR operating requirements		specification	41
	13	3.4.2	Receiver Feature Summary	42
2.2.3	Voltage and current operating behaviors 15	3.4.3	Transmit and PLL Feature Summary	
2.2.4	On-chip regulator electrical specifications 16	3.5	Analog	
2.2.4.1	DCDC converter specifications16	3.5.1	ADC electrical specifications	
2.2.4.2	LDO_SYS electrical specifications19	3.5.1.1	16-bit ADC operating conditions	
2.2.4.3	LDO_CORE electrical specifications20	3.5.1.2	16-bit ADC electrical characteristics	
2.2.5	Smart power switch21	3.5.2	CMP and 8-bit DAC electrical specifications.	
2.2.6	Power mode transition operating behaviors22	3.5.3	Voltage reference electrical specifications	
2.2.7	Power consumption operating behaviors22	3.6	Timers	
2.2.7.1	Power Consumption Operating Behaviors 22	3.7	Communication interfaces	
2.2.7.2	SoC Power Consumption27	3.7.1	LPUART	
2.2.7.3	Typical power-down mode RAM current adders	3.7.2	LPSPI switching specifications	
	27	3.7.3	Inter-Integrated Circuit Interface (I <sup>2</sup> C)	
2.2.7.4	Low power mode peripheral power		specifications	64
	consumption adders28	3.7.4	Improved Inter-Integrated Circuit Interface	
2.2.8	EMC radiated emissions operating behaviors		(MIPI-I3C) specifications	66
	31	3.7.5	CAN switching specifications	
2.2.9	Designing with radiated emissions in mind31	3.8	Human Machine Interface (HMI) modules	
2.2.10	Capacitance attributes31	3.8.1	General Purpose Input/Output (GPIO)	
2.3	Switching specifications31	3.8.2	Flexible IO controller (FlexIO)	
2.3.1	Device clock specifications31	4	Package dimensions	
2.3.2	General switching specifications32	4.1	Obtaining package dimensions	
2.4	Thermal specifications	5	Pinout	
2.4.1	Thermal operating requirements33	5.1	Pinout Table	
2.4.2	Thermal attributes33	5.2	Recommended connection for unused analo	
3	Peripheral operating requirements and behaviors		and digital pins	-
		5.3	Pinouts diagram	
3.1	Core modules34	6	Ordering parts	
3.1.1	SWD electricals34	6.1	Determining valid orderable parts	
3.2	Clock modules	7	Part identification	
3.2.1	Reference oscillator specification35	7.1	Part number format	
3.2.2	32 kHz oscillator electrical specifications37	7.2	Example	
3.2.3	Free-running oscillator FRO-192M	7.3	Package marking	
3.2.0	specifications	7.3.1	Package marking information	
3.2.4	Free-running oscillator FRO-6M specifications	8	Terminology and guidelines	
J		8.1	Definitions	
		8.2		82

8.3	Typical-value conditions83	9	Abbreviations and Acronyms	83
8.4	Relationship between ratings and operating	10	Revision history	85
	requirements83	Legal	information	91
8.5	Guidelines for ratings and operating			
	requirements83			

# 1 Ratings

## 1.1 Thermal handling ratings

Table 5. Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	<b>-</b> 55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- 2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.*

## 1.2 Moisture handling ratings

Table 6. Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

<sup>1.</sup> Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 1.3 ESD and Latch-Up Ratings

Table 7. ESD and Latch-Up Ratings

Description	Rating	Notes
Electrostatic discharge voltage, human body model	±2000 V	1
Electrostatic discharge voltage, charged-device model (corner pins and antenna pin excluded)	±500 V	2
Electrostatic discharge voltage, charged-device model (corner pins)	±750 V	
Electrostatic discharge voltage, charged-device model (antenna pin)	±250 V	
Latch-up immunity level (Class II at 125 °C junction temperature)	Immunity Level A	3

- 1. Determined according to JEDEC Standard JS-001-2017, For Electrostatic Discharge (ESD) Sensitivity Testing, Human Body Model (HBM) Component Level.
- 2. Determined according to JEDEC Standard JS-002-2018, For Electrostatic Discharge (ESD) Sensitivity Testing, Charged-Device Model (CDM) Device Level.
- 3. Determined according to JEDEC Standard JESD78F, IC Latch-Up Test.

# 1.4 Voltage and current maximum ratings

Table 8. Voltage and current maximum ratings

Symbol	Description	Min.	Max.	Unit
VDD_CORE	Supply voltage for most digital domains	-0.3	1.26	V
VDD_SYS	Supply voltage for PMC, EFUSE, SRTC, and FROs	-0.3	1.98 <sup>1</sup>	V

Table continues on the next page...

Data Sheet: Technical Data

Table 8. Voltage and current maximum ratings (continued)


Symbol	Description	Min.	Max.	Unit
VDD_DCDC	Supply voltage for DCDC regulator	-0.3	3.63	V
VDD_IO_D	Supply voltage for LDO_SYS regulator, and PortD	-0.3	3.63	V
VDD_LDO_C ORE	Supply voltage for LDO_CORE regulator	-0.3	3.63	V
VDD_RF	Supply voltage for OSC and radio analog	-0.3	3.6	V
VPA_2P4GH Z	Supply voltage for 2.4 GHz radio power amplifier	-0.3	2.8	V
VDD_IO_ABC	Supply voltage for Port A, Port B, Port C, Flash and CMP0/1	-0.3	3.63	V
VDD_ANA	Supply voltage for ADC, DAC, and VREF	-0.3	3.63	V
V <sub>IN</sub>	Port input voltage	-0.3	3.63 <sup>2</sup>	V
I <sub>D</sub>	Maximum current single pin limit (digital output pins)	-25	25	mA
VOUT_SWIT CH	Smart power switch output voltage	1.78 <sup>3</sup>	3.6 <sup>3</sup>	V

- 1. The part supports 2.75 V for up to 20 s over lifetime to allow fuse programming
- 2. The Max. of the V<sub>IN</sub> cannot be greater than the voltage applied to the VDD\_IO\_x.
- 3. Current loading is less than 40 mA

# 1.5 Required Power-On-Reset (POR) Sequencing

When VDD\_CORE is supplied by one of the internal regulators, VDD supply inputs can be powered up in any order. VDD supply inputs on power-up must not exceed VDD voltage maximums.

When powering VDD\_CORE with an external supply, VDD\_CORE must not be enabled until VDD\_IO\_ABC ≥ 1.65 V, as shown below.



## 1.6 Power Sequence

Table 9. Power Sequence


Symbol	Description	Order in sequence	Notes
VDD_SWITCH	Smart Power Switch input	1	1
VDD_DCDC/ VDD_IO_D	DCDC / PORT D / LDO_SYS regulator input	2	1
VDD_IO_ABC	Ports A, B, and C power rail input	2	1
VDD_ANA	Analog source input	2	1
VDD_LDO_COR E	Core power rail input	2	1
VDD_RF	RF power rail input	3	1
VPA_2P4GHz	RF PA voltage input	4	1

<sup>1.</sup> All domains can be powered at the same time. If external sources are used, make sure they start at the same time or they follow the order in the sequence.

## 2 General

### 2.1 AC electrical characteristics

Unless specified, propagation delays are measured from the 50 % to the 50 % point, and rise and fall times are measured at the 20 % and 80 % points, as shown in the following figure.



# 2.2 Nonswitching electrical specifications

# 2.2.1 Voltage and current operating requirements

Table 10. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
VDD_CORE	VDD_CORE input supply voltage			V	
	Mid Drive (1.0 V) Operation	1.0	1.1		
	Normal Drive (1.1 V) Operation	1.04	1.21		
	Safe-Mode Voltage (1.15 V) Operation	1.04	1.21		
VDD_SYS	Supply voltage for System Voltage Domain	1.8	1.98	V	
	Normal mode     Fuse Programming	2.25	2.75		
VDD_DCDC	Supply voltage DCDC regulator	1.8	3.6	V	1
VDD_IO_D	Supply voltage for LDO_SYS regulator, PortD	1.86	3.6	V	2
VDD_LDO_ CORE	Supply voltage for LDO_CORE regulator	1.25	3.6	V	
VDD_RF	Supply voltage for OSC and radio analog	1.175	3.6	V	
VPA_2P4GH z	Supply voltage for 2.4 GHz radio power amplifier	0.9	2.4	V	
VDD_IO_AB C	Supply voltage for PortA, PortB, Port C, and CMPs	1.71	3.6	V	3
VDD_ANA	Supply voltage for ADC, DAC, and VREF	1.71	3.6	V	
VSS - VSS_ANA	VSS-to-VSS_ANA differential voltage	-0.1	0.1	V	
V <sub>IH</sub>	Input high voltage				4
	• 1.71 V ≤ VDD_IO_ABC ≤ 3.6 V	0.7 × VDD_I O_ABC	<u> </u>	V	
	• 1.86 V ≤ VDD_IO_D ≤ 3.6 V		<u> </u>		

Table 10. Voltage and current operating requirements (continued)

Symbol	Description	Min.	Max.	Unit	Notes
		0.7 × VDD_I O_D			
V <sub>IL</sub>	Input low voltage  • 1.71 V ≤ VDD_IO_ABC ≤ 3.6 V  • 1.86 V ≤ VDD_IO_D ≤ 3.6 V	_ _	0.3 × VDD_I O_ABC 0.3 × VDD_I O_D	V	4
V <sub>HYS</sub>	Input hysteresis	0.1 × VDD_I O_ <i>X</i>	_	V	
I <sub>ICIO</sub>	IO pin DC injection current — single pin  • V <sub>IN</sub> < VSS – 0.3 V (negative current injection)  • V <sub>IN</sub> > VDD + 0.3 V (positive current injection)	0	_ 0	mA	5, 6
V <sub>ODPU</sub>	Open drain pullup voltage level	VDD_IO_X	VDD_IO_X	V	7

- 1. If DCDC is unused, then input supply should be tied to GND through a 10 k $\Omega$  resistor.
- 2. When LDO\_SYS is bypassed, the input supply voltage is 1.8 V to 1.98 V and VDD\_IO\_D must be externally connected to VDD SYS
- 3. If none of the PortA, PortB, and PortC pins are being used, then the VDD\_IO\_ABC can be left floating.
- 4. VIH and VIL for PTD0 are based of VDD\_SYS instead of VDD\_IO\_D
- 5. All I/O pins are internally clamped to VSS and VDD\_IO\_x through an ESD protection diode. If V<sub>IN</sub> is greater than VDD\_IO\_x\_MIN(= VSS 0.3 V) or is less than VDD\_IO\_x\_MAX(= VDD + 0.3 V), then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed, then a current limiting resistor is required.
- 6. This device does not allow pin injection current. User must ensure that VIN is kept within the Voltage Maximum Ratings.
- 7. Open drain outputs must be pulled to whichever supply voltage corresponds to that IO, VDD\_IO\_X as appropriate.

### 2.2.2 HVD, LVD, and POR operating requirements

The device includes low-voltage detection (LVD) and high-voltage detection (HVD) power supervisor circuits for following power supplies:

- VDD IO ABC
- VDD\_CORE
- VDD\_SYS

For VDD\_SYS, it has Power-on-reset (POR) power supervisor circuits.

Table 11. VDD\_IO\_ABC supply HVD, LVD, and POR Operating Ratings

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>HVDH_IO_</sub> A BC	VDD_IO_ABC Rising high-voltage detect threshold	3.730	3.810	3.890	V	
V <sub>HVDH_HYS</sub> _IO_ABC	VDD_IO_ABC High-voltage inhibit reset/recover hysteresis	_	38	_	mV	
V <sub>LVDH_IO_</sub> A BC	VDD_IO_ABC Falling low-voltage detect threshold - high range	2.567	2.619	2.673	V	

Table 11. VDD\_IO\_ABC supply HVD, LVD, and POR Operating Ratings (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>LVDH_HYS</sub>	VDD_IO_ABC Low-voltage inhibit reset/recover hysteresis - high range	_	27	_	mV	
V <sub>LVDL_IO_A</sub>	VDD_IO_ABC Falling low-voltage detect threshold - low range	1.618	1.651	1.684	V	
V <sub>LVDV_HYS</sub>	VDD_IO_ABC Low-voltage inhibit reset/recover hysteresis - low range	_	20	_	mV	

Table 12. VDD\_CORE supply HVD and LVD Operating Ratings

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>HVD_CORE</sub>	VDD_CORE Rising high-voltage detect threshold (HVD assertion)				V	1
	Target VDD_CORE = 1.05 V					
	Target VDD_CORE = 1.1 V	1.230	1.257	1.285		
	Target VDD_CORE = 1.15 V (safe mode LVD)					
V <sub>HVD_HYS_CORE</sub>	VDD_CORE High-voltage inhibit reset/recover hysteresis				mV	1
	Target VDD_CORE = 1.05 V	_	14	_		
	Target VDD_CORE = 1.1 V					
	Target VDD_CORE = 1.15 V (safe mode LVD)					
V <sub>LVD_CORE</sub>	VDD_CORE Falling low-voltage detect				V	
	threshold (LVD assertion)	0.944	0.963	0.983		
	Target VDD_CORE = 1.05 V	0.989	1.009	1.029		
	Target VDD_CORE = 1.1 V	1.043	1.064	1.086		
	Target VDD_CORE = 1.15 V (safe mode LVD)					
V <sub>LVD_HYS_</sub> CORE	VDD_CORE Low-voltage inhibit reset/ recover hysteresis				mV	
	Target VDD_CORE = 1.05 V	_	14	_		
	Target VDD_CORE = 1.1 V	_	14	_		
	Target VDD_CORE = 1.15 V (safe mode LVD)	_	17	_		

<sup>1.</sup> Same value applies to all conditions.

Table 13. VDD\_SYS supply HVD and LVD Operating Ratings

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>HVD_SYS</sub>	VDD_SYS Rising high-voltage detect threshold (HVD assertion)				V	1
	Target VDD_SYS = 1.8 V	2.035	2.077	2.120		

Table 13. VDD\_SYS supply HVD and LVD Operating Ratings (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Target VDD_SYS = 1.9 V (safe mode LVD)	2.035	2.077	2.120		
V <sub>HVD_HYS_SYS</sub>	VDD_SYS High-voltage inhibit reset/recover hysteresis	_	22	_	mV	
V <sub>POR_SYS</sub>	Falling VDD_SYS POR detect voltage (POR assertion)	0.8	1.0	1.5	V	
V <sub>LVD_SYS</sub>	VDD_SYS Falling low-voltage detect threshold (LVD assertion)				V	
	Target VDD_SYS = 1.8 V	1.616	1.649	1.683		
	Target VDD_SYS = 1.9 V (safe mode LVD)	1.700	1.735	1.770		
V <sub>LVD_HYS_SYS</sub>	VDD_SYS Low-voltage inhibit reset/recover hysteresis	_	19	_	mV	
V <sub>BG</sub>	Bandgap voltage reference voltage	_	1.0	_	V	

<sup>1.</sup> When fuses are being programmed VDD\_SYS is raised to 2.5 V nominal. This is outside the HVD bounds, so HVD detection for VDD\_SYS must be disabled when programming fuses

## 2.2.3 Voltage and current operating behaviors

Table 14. Voltage and current operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>OH</sub>	Output high voltage — Normal drive strength  • 2.7 V ≤ VDD_IO_X ≤ 3.6 V, I <sub>OH</sub> = 4 mA  • 1.71 V ≤ VDD_IO_ABC < 2.7 V, I <sub>OH</sub> = 2.5 mA  • 1.86 V ≤ VDD_IO_D < 2.7 V, I <sub>OH</sub> = 2.5 mA	VDD_IO_ <i>X</i> - 0.5	_	_	V	1
V <sub>OH</sub>	Output high voltage — High drive strength  • 2.7 V ≤ VDD_IO_X ≤ 3.6 V, I <sub>OH</sub> = 6 mA  • 1.71 V ≤ VDD_IO_ABC < 2.7 V, I <sub>OH</sub> = 3.75 mA  • 1.86 V ≤ VDD_IO_D < 2.7 V, I <sub>OH</sub> = 3.75 mA	VDD_IO_X - 0.5	_	_	V	1,2
I <sub>OHT</sub>	Output high current total for all ports	_	_	100	mA	
V <sub>OL</sub>	Output low voltage — Normal drive strength  • 2.7 V ≤ VDD_IO_X ≤ 3.6 V, I <sub>OL</sub> = 4 mA  • 1.71 V ≤ VDD_IO_ABC < 2.7 V, I <sub>OL</sub> = 2.5 mA  • 1.86 V ≤ VDD_IO_D < 2.7 V, I <sub>OH</sub> = 2.5 mA	_	_	0.5	V	1,3
V <sub>OL</sub>	Output low voltage — High drive strength  • 2.7 V ≤ VDD_IO_X ≤ 3.6 V, I <sub>OL</sub> = 6 mA	_	_	0.5	V	1,3,2

Table 14. Voltage and current operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• 1.71 V ≤ VDD_IO_ABC < 2.7 V, I <sub>OL</sub> = 3.75 mA					
	• 1.86 V ≤ VDD_IO_D < 2.7 V, I <sub>OL</sub> = 3.75 mA					
I <sub>OLT</sub>	Output low current total for all ports	_	_	100	mA	
I <sub>IN</sub>	Input leakage current (per pin) for full temperature range	_	_	1	μΑ	4
I <sub>IN</sub>	Input leakage current (per pin) at 25 °C	_	_	0.025	μΑ	4
I <sub>IN</sub>	Input leakage current (total all pins) for full temperature range	_	_	41	μΑ	4
l <sub>OZ</sub>	Hi-Z (off-state) leakage current (per pin)	_	_	1	μΑ	
R <sub>PU</sub>	Internal pullup resistors	33	50	75	kΩ	
R <sub>PU</sub> (I3C)	Internal pullup resistors	1.1	2	2.833	kΩ	5
R <sub>PD</sub>	Internal pulldown resistors	33	50	75	kΩ	
R <sub>HPU</sub>	High-resistance pullup option (PORTx_PCRy[PV] = 1)	0.67	_	1.5	ΜΩ	6
$R_{HPD}$	High-resistance pulldown option (PORTx_PCRy[PV] = 1)	0.67	_	1.5	ΜΩ	6

- 1. When setting DSE1=1, the same VOH / VOL is met with IOH / IOL doubled.
- 2. RTC signals are always configured in high drive mode
- 3. Open drain outputs must be pulled to VDD\_IO\_X.
- 4. Measured at VDD\_IO\_X = 3.6 V.
- 5. Only I3C pins support this option
- 6. Only Port D pins support this option.

## 2.2.4 On-chip regulator electrical specifications

## 2.2.4.1 DCDC converter specifications

Table 15. DCDC Converter Specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DD_DCDC</sub>	DCDC input voltage	1.71	_	3.6	V	
V <sub>OUT_DCDC</sub>	DCDC output voltage	1.25	_	2.5	V	1, 2
I <sub>LOAD</sub>	DCDC load current					1, 3
	Normal drive strength	_	_	105	mA	
	Low drive strength	_	_	15	mA	
	SPC_DCD_CFG[FREQ_CNTRL_ON]=1	_	_	45	mA	
LX	DCDC inductor value	0.47	1	2.2	μH	4
ESR	External inductor equivalent series resistance	_	110	_	mΩ	5

Table 15. DCDC Converter Specifications (continued)


Symbol	Description	Min.	Тур.	Max.	Unit	Notes
C <sub>OUT</sub>	DCDC capacitance value	6	22	30	μF	6
V <sub>RIPPLE</sub>	DCDC voltage ripple     In normal drive strength     In low drive strength	_	1 25	_	% mV	
f <sub>burst</sub>	DCDC burst frequency	3	5	8	MHz	7
f <sub>burst_acc</sub>	DCDC burst frequency accuracy	_	10	_	%	7

- The system DCDC converter generates 1.8 V at DCDC\_LX by default. The DCDC can be used to power VDD\_RF, VDD\_LDO\_CORE, and external components as long as the max I<sub>LOAD</sub> is not exceeded.
- 2. The VDD\_DCDC input supply to DCDC must be at least 500 mV higher than the desired output at DCDC\_LX.
- 3. The maximum load current during boot up shall not exceed 60 mA.
- 4. Recommended inductor value is 1 μH to 1.5 μH. If the inductor is < 1 μH, the DCDC efficiency is not guaranteed
- 5. The maximum recommended ESR is 250 m $\Omega$  (not a hard limit).
- 6. The variation in capacitance of the capacitor at DCDC\_LX due to aging, temperature, and voltage degradation must not exceed the Min./Max. values.
- 7. FREQ\_CNTRL\_ON = 1.

## **DCDC Efficiency plots**



Figure 4. Efficiency vs Load current in Normal drive



## 2.2.4.2 LDO\_SYS electrical specifications

Table 16. LDO\_SYS electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
VDD_IO_D	LDO_SYS input supply voltage				V	1
	LDO_SYS input supply voltage (Regulation mode)	1.86	_	3.6		
	LDO_SYS input supply voltage (Bypass mode)		_	1.98		
	Fuse programming mode	2.75	_	3.6		
VOUT_SYS	LDO_SYS regulator output voltage				V	2,3,4,5
	Normal drive mode	1.71	1.8	1.98		
	Fuse Programming mode	2.25	2.5	2.75		
I <sub>LOAD</sub>	LDO_SYS maximum load current					

Table 16. LDO\_SYS electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Normal drive mode	_	_	50	mA	
	Low drive mode	_	_	2	mA	
	Fuse programming mode	_	_	40	mA	
I <sub>DD</sub>	LDO_SYS power consumption					6
	Normal drive mode	_	100	_	μA	
	Low drive mode	_	70	_	nA	
C <sub>OUT</sub>	External output capacitor	_	1.5	10	μF	
C <sub>DEC</sub>	External output decoupling capacitor	_	0.1	_	μF	
ESR	External output capacitor equivalent series resistance	_	30	_	mΩ	
I <sub>INRUSH</sub>	LDO_SYS inrush current	_	_	120	mA	7

- 1. Regulator will automatically switch to passthrough (means the regulator driver is fully ON) with the supply is below 1.95 V.
- 2. The LDO\_SYS converter generates 1.8 V by default at VOUT\_SYS. VOUT\_SYS can be used to power VDD\_SYS, VDD\_RF, VDD\_IO\_X, VDD\_ANA, and external components as long as the max I<sub>LOAD</sub> is not exceeded.
- 3. VOUT\_SYS and VDD\_SYS are connected together.
- 4. VDD\_IO\_D must be at least 150 mV higher than the desired VOUT\_SYS.
- 5. LDO SYS can be used to program efuse and in this configuration the output voltage can range between 2.25 V and 2.75 V
- 6. In normal drive strength, LDO SYS draws ~100 µA for every 20 mA of load current.
- 7. This is for 1.5 µF external output capacitor. If the capacitor has 10 µF value, this value should be 300 mA instead.

## 2.2.4.3 LDO\_CORE electrical specifications

Table 17. LDO\_CORE electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
VDD_LDO_CO RE	LDO_CORE input supply voltage	1.25	_	3.6	V	1, 2
VOUT_CORE	LDO_CORE regulator output voltage  • Normal drive strength	1.0	_	1.15	V	
	Low drive strength	1.0	_	1.15		
I <sub>LOAD</sub>	LDO_CORE max load current					
	Normal mode - VDD_LDO_CORE ≥     1.5 V	_	_	60	mA	
	Normal mode - VDD_LDO_CORE <     1.5 V	_	_	30		
	• Low-power mode - VDD_LDO_CORE ≥ 1.5 V	_	_	5		
	Low-power mode - VDD_LDO_CORE <     1.5 V	_	_	5		

Table 17. LDO\_CORE electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD</sub>	LDO_CORE current consumption				μA	3
	<ul> <li>Normal drive strength - VDD_LDO_CORE ≥ 1.5 V</li> </ul>	_	_	150	F	
	<ul> <li>Normal drive strength - VDD_LDO_CORE &lt; 1.5 V</li> </ul>	_	_	75		
	• Low drive strength - VDD_LDO_CORE ≥ 1.5 V	_	_	0.05		
	Low drive strength - VDD_LDO_CORE <     1.5 V	_	_	0.05		
I <sub>INRUSH</sub>	LDO_CORE inrush current	_	_	5 x I <sub>LOAD</sub>	mA	

- 1. To bypass LDO\_CORE, tie VDD\_LDO\_CORE to VDD\_CORE
- 2. The VDD\_LDO\_CORE input supply must also be at least 250 mV higher than the desired output at VOUT\_CORE.
- 3. In normal drive strength, LDO\_CORE draws ~40  $\mu$ A for every 20 mA of load current. In low drive strength, LDO\_CORE draws ~50 nA for every 100  $\mu$ A of load current.

Table 18. LDO\_CORE external device electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
C <sub>OUT</sub>	External output capacitor	3.7	4.7	10	μF	
C <sub>DEC</sub>	C <sub>DEC</sub> External output decoupling capacitor		0.1	_	μF	
ESR	External output capacitor equivalent series resistance	_	10	_	mΩ	

## 2.2.5 Smart power switch

NOTE
SWITCH\_WAKEUP\_B pad is internally pulled up to the switch input through a resistor, it can be pulled down to

wake up the smart power switch. To generate a valid internal wake-up signal successfully, maximum value of SWITCH\_WAKEUP\_B pulldown voltage is 0.7 V, duration time should be larger than 1 μs.

Table 19. Smart power switch

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>supply</sub>	Input voltage (VDD_SWITCH)	1.9	_	3.6	V	
R <sub>ON</sub>	Switch resistor at 'on' state		_	3	Ω	
I <sub>load</sub>	Load current		_	40	mA	
I <sub>leakage1</sub>	Typical leakage current when Vsupply = 2.7 V, 25 °C		4	_	nA	
I <sub>leakage2</sub>	Maximum leakage current when Vsupply = 3.3 V	_	_	1	μΑ	

#### NOTE

If battery (with peak current limitation) is used to power VDD\_SWITCH which power rest of chip supplies, it is not recommended to go to deep-power-down mode constantly. Because DCDC startup will introduce big peak current when wakeup.

## 2.2.6 Power mode transition operating behaviors

All specifications in the following table assume that the default clock configuration will be 96 MHz CPU\_CLK/BUS\_CLK and 24 MHz slow clock.

Table 20. Power mode transition operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>SLEEP</sub>	SLEEP → ACTIVE	_	8.95	9.4	μs	
t <sub>DSLEEP</sub>	DEEP SLEEP → ACTIVE	_	9.6	10.1	μs	
t <sub>PWDN</sub>	POWER DOWN → ACTIVE	233.86	234.33	234.59	μs	
t <sub>DPWDN</sub>	Deep Power DOWN → ACTIVE	747.59	816.12	835.00	μs	

## 2.2.7 Power consumption operating behaviors

The KW45B41Z device has multiple power supplies that can be connected in different configurations, where the total current consumption of the device is the accumulative result of each individual power supply's current consumption. All current consumption specifications are measured with a bench power supply that provides externally the different voltage levels required by each power domain in the corresponding KW45 power mode configuration.

When calculating the total MCU current consumption, the following considerations should be made:

- · Specifications below only include power for the MCU itself
- On top of the device's IDD current consumption, external loads applied to pins of the device need to be considered
- · Efficiency of regulators (on-chip or off-chip) used to generate supply voltages should be considered

The maximum values stated in the following sections represent characterized results equivalent to the mean plus three times the standard deviation (mean + 6 sigma).

#### 2.2.7.1 Power Consumption Operating Behaviors

Table 21. Power Consumption Operating Behaviors

	DCDC Power Configuration									
Mode#	Symbol	Description	Temp	Тур	Max	Unit	Notes			
	Active 1 mode	–40 °C	4.9	_	mA	1,2				
8	current - DCDC in low strength,	25 °C	5.1	_						
		Core voltage = 1.0	85 °C	5.4	_					
		V, all peripherals disabled, executing while(1) from FLASH in both CM33 at 48 MHz and NBU at 32 MHz	105 °C	5.8	-					

Table 21. Power Consumption Operating Behaviors (continued)

IDD_ACT 15	IDD_ACT2	Active 2 mode current - DCDC in normal strength, Core voltage = 1.1 V, all peripherals enabled, executing while(1) from FLASH in both CM33 at 48 MHz and NBU at 32 MHz	25 °C	5.5	_		2,3
IDD_ACT 16	IDD_ACT3	Active 3 mode current - DCDC in normal strength, Core voltage = 1.1 V, all peripherals enabled, executing while(1) from FLASH in both CM33 at 48 MHz and NBU at 32 MHz	25 °C	8.8	_		2,3
IDD_ACT 17	IDD_ACT4	Active 4 mode current - DCDC in normal strength, Core voltage = 1.1 V, all peripherals disabled, executing while(1) from FLASH in both CM33 at 96 MHz and NBU at 32 MHz	25 °C	5.4	-		2,3
IDD_CM	IDD_CM1	CoreMark 1 mode	–40 °C	6.0	_	mA	2,3
1		current - DCDC in normal strength,	25 °C	6.2	_		
		Core voltage = 1.1	85 °C	6.4	_		
		V, all peripherals disabled, executing CoreMark® code from FLASH in CM33 at 96MHz, NBU in sleep mode.	105 °C	7.7	_		
IDD_CM 22	IDD_CM2	CoreMark 2 mode current - DCDC in low strength, Core voltage = 1.0 V, all peripherals disabled, executing CoreMark® code from FLASH in	25 °C	4.6	-		1,2

Table 21. Power Consumption Operating Behaviors (continued)

		CM33 at 48MHz, NBU in sleep mode.					
IDD_DS1	IDD_DS1	Deep Sleep 1	–40 °C	3.0		μA	4
		mode current - All regulators in	25 °C	2.8	_		
		low-power mode,	85 °C	12.5	_		
		all RAM retained, all peripherals, NBU, and EdgeLock disabled, OSC32K enabled	105 °C	26.2	-		
IDD_DS2	IDD_DS2	Deep Sleep 2	–40 °C	2.9	_	μΑ	4
		mode current - All regulators in low	25 °C	2.5	-		
		power, 16 KB of	85 °C	9.2	_		
	RAM retained, all radio RAM retained, all peripherals, NBU, and Edge Lock disabled, OSC32K enabled	105 °C	18.4	-			
IDD_PD2	IDD_PD1	Power Down 1	–40 °C	3.8	-	μA	4
		mode current - All regulators in low	25 °C	3.4	_		
		power, 16 KB of	85 °C	9.8	_		
		RAM retained, all radio RAM retained, all peripherals, NBU, and Edge Lock disabled, FRO32K enabled	105 °C	18.3	-		
IDD_DP	IDD_DPD1	Deep Power Down	–40 °C	1.70	_	μA	4
D2		1 mode current - LDO_CORE	25 °C	1.2	_		
		and DCDC off,	85 °C	3.7	-		
		LDO_SYS in low power, no RAM retained, no radio RAM retained, all peripherals, NBU, and EdgeLock disabled, FRO32K enabled	105 °C	7.2	-		
	PMIC Power	Configuration	<u>I</u>	I			
Mode	Symbol	Description	Temp	Тур	Max	Unit	Notes
IDD_ACT	IDD_ACT5	current - Core	–40 °C	6.9	-	mA	2,5
14			25 °C	7.0	_		

Table 21. Power Consumption Operating Behaviors (continued)

		voltage = 1.0	85 °C	7.7	_		
		V, all peripherals disabled, executing while(1) from FLASH in both CM33 at 48 MHz and NBU at 32 MHz	105 °C	8.4	-		
IDD_ACT 18	IDD_ACT6	Active 6 mode current - Core voltage = 1.1 V, all peripherals enabled, executing while(1) from FLASH in both CM33 at 48 MHz and NBU at 32 MHz	25 °C	10	-	mA	2, 6
IDD_ACT 19	IDD_ACT7	Active 7 mode current - Core voltage = 1.1 V, all peripherals enabled, executing while(1) from FLASH in both CM33 at 96 MHz and NBU at 32 MHz	25 °C	17	-	mA	2,6
IDD_ACT 20	IDD_ACT8	Active 8 mode current - Core voltage = 1.1 V, all peripherals disabled, executing while(1) from FLASH in both CM33 at 96 MHz and NBU at 32 MHz	25 °C	9.9	-	mA	2,6
IDD_CM	IDD_CM3	CoreMark 3 mode	–40 °C	10.7	_	mA	2,6
13		current - Core voltage = 1.1	25 °C	10.8	_		
		V, all peripherals	85 °C	11.9	_		
	disabled, executing CoreMark® code from FLASH in CM33 at 96 MHz, NBU in sleep mode	CoreMark <sup>®</sup> code from FLASH in	105 °C	12.7	-		
IDD_CM 23	IDD_CM4	CoreMark 4 mode current - Core voltage = 1.0 V, all peripherals disabled, executing CoreMark® code from FLASH in	25 °C	6.9	_	mA	2,5

Downloaded from Arrow.com.

Table 21. Power Consumption Operating Behaviors (continued)

		CM33 at 48MHz,					
		NBU in sleep mode.					
IDD_DS5	IDD_DS3	DeepSleep 3 mode	–40 °C	7.1	_	μΑ	5
		current - all RAM retained,	25 °C	5.4	_		
		all peripherals,	85 °C	24.9	_		
		NBU, and EdgeLock disabled, OSC32K enabled	105 °C	53.2	_		
DD_DS6	IDD_DS4	DeepSleep 4 mode	–40 °C	5.4	_	μΑ	5
		current - 16 KB of RAM retained, all	25 °C	4.5	_		
		radio RAM retained,	85 °C	17.3	_		
		all peripherals, NBU, and Edge Lock disabled, OSC32K enabled	105 °C	34.9	-		
DD_PD6	IDD_PD2	PowerDown 2 mode	–40 °C	12.0	_	μA	5
		current - 16 KB of RAM retained, all radio RAM retained,	25 °C	6.5	_		
			85 °C	18.9	_		
	all peripherals, NBU, and Edge Lock disabled, FRO32K enabled	105 °C	34.8	-			
DD_DP	IDD_DPD2	DeepPowerDown 2	–40 °C	9.7	_	μΑ	5
D4		mode current - no RAM retained, no	25 °C	2.9	_		
		radio RAM retained,	85 °C	5.8	_		
		all peripherals, NBU, and EdgeLock disabled, FRO32K enabled	105 °C	9.5	-		
	Smart Power	Switch					
Mode	Symbol	Description	Temp	Тур	Max	Unit	Notes
DD_SW	IDD_SW_DP	Smart Power Switch	–40 °C	0.3	_	μA	7,8
DPD2	D1	Deep Power Down 2 mode current - All	25 °C	0.4	_		
		regulators off, 8 KB	85 °C	2.2	_		
		RAM retained, no radio RAM retained, all peripherals, NBU, and EdgeLock disabled, FRO16K enabled	105 °C	3.3	-		

<sup>1.</sup> All regulators enabled, 3.3 V supply upstream from the DCDC. DCDC output is 1.8 V, VDD\_CORE =1.0. SYS\_LDO input=3.3, output = 1.8 V.

<sup>2.</sup> FRO-192M as clock source

- 3. All regulators enabled, 3.3 V supply upstream from the DCDC. DCDC output is 1.35V, VDD\_CORE =1.1. SYS\_LDO input=3.3, output = 1.8 V.
- 4. All regulators enabled, 3.3 V supply upstream from the DCDC. DCDC output is 1.25V, VDD\_CORE =1.0. SYS\_LDO input=3.3, output = 1.8V.
- All regulators are disabled. Voltages are come from external supplies. External 3.3V supply for VDD\_SWITCH, VDD\_ANA, VDD\_IO\_ABC and VDD\_IO\_D/DCDC\_IN. External 1.8V supply for VDD\_SYS and VDD\_RF. External 1.0V supply for VDD\_CORE.
- All regulators are disabled. Voltages are come from external supplies. External 3.3V supply for VDD\_SWITCH, VDD\_ANA, VDD\_IO\_ABC and VDD\_IO\_D/DCDC\_IN. External 1.8V supply for VDD\_SYS and VDD\_RF. External 1.1V supply for VDD\_CORE.
- 7. 8 KB of retained RAM correspond to the last RAM block and is powered by the standby LDO in smart power switch domain
- 8. External 3.3 V supply to Smart Power Switch. Power switch output connected to DCDC\_IN, LDO\_SYS, VDD\_ANA, VDD\_IO\_D and VDD\_IO\_ABC; DCDC output connected to LDO\_CORE, VDD\_RF

#### 2.2.7.2 SoC Power Consumption

SoC Power Consumption table is as follows:

Table 22. SoC POwer Consumption

CM33	Radio state	DCDC state	Typical Average IC current	Unit
Deep Sleep 2	Rx	Buck (Vdcdc_in =3.3 V)	6.6	mA
Deep Sleep 2	Rx (scan)	Buck (Vdcdc_in =3.3 V)	4.1	mA
Deep Sleep 2	Tx (+0 dBm)	Buck (Vdcdc_in =3.3 V)	5.2	mA
Deep Sleep 2	Tx (+4 dBm)	Buck (Vdcdc_in =3.3 V)	8.7	mA
Deep Sleep 2	Tx (+7 dBm)	Buck (Vdcdc_in =3.3 V)	12.5	mA
Deep Sleep 2	Tx (+10 dBm)	Buck (Vdcdc_in =3.3 V)	19.7	mA
Deep Sleep 2	Rx	Disabled/Bypass	8.7	mA
Deep Sleep 2	Rx (scan)	Disabled/Bypass	6.5	mA
Deep Sleep 2	Tx (+0 dBm)	Disabled/Bypass	11.4	mA
Deep Sleep 2	Tx (+4 dBm)	Disabled/Bypass	13.6	mA
Deep Sleep 2	Tx (+7 dBm)	Disabled/Bypass	19.0	mA
Deep Sleep 2	Tx (+10 dBm)	Disabled/Bypass	22.4	mA

#### 2.2.7.3 Typical power-down mode RAM current adders

The table below shows typical current consumption adders on the VDD\_CORE domain for different SRAM configurations. All currents are measured in power-down mode, but RAM adder should be similar for other modes.

Table 23. Typical power-down mode RAM current adders

SRAM array	Non-Secure Start Address	Non-Secure End Address	Size	-40 °C	25 °C	85 °C	105 °C	Unit
СТСМ0	0x40000000	0x40001FFF	8 KB	0.061	0.070	1.49	2.44	μΑ
CTCM1	0x40002000	0x40003FFF	8 KB	0.020	0.026	1.80	2.70	μΑ
STCM0	0x20000000	0x20003FFF	16 KB	0.142	0.151	2.95	4.68	μΑ

Table continues on the next page...

Downloaded from Arrow.com.

Table 23. Typical power-down mode RAM current adders (continued)

SRAM array	Non-Secure Start Address	Non-Secure End Address	Size	-40 °C	25 °C	85 °C	105 °C	Unit
STCM1	0x20004000	0x20007FFF	16 KB	0.176	0.186	3.06	5.02	μA
STCM2	0x20008000	0x2000FFFF	32 KB	0.321	0.362	4.92	8.93	μA
STCM3	0x20010000	0x20017FFF	32 KB	0.207	0.215	3.76	6.17	μΑ
STCM4	0x20018000	0x20019FFF	8 KB	0.045	0.046	2.02	2.33	μΑ
STCM5	0x2001A000	0x2001BFFF	8 KB	1.12	1.16	1.33	1.38	μΑ

## 2.2.7.4 Low power mode peripheral power consumption adders

The following measurements were performed in DCDC mode with low drive strength configured at 1.25 V. Supply voltage is at 3.3 V

Table 24. Low power mode peripheral power consumption adders

Symbol	Description	Temperature	Unit
		25 °C	
LPTMR	LPTMR peripheral adder measured by placing the device in Deep Power-down mode using the FRO-32K configured for 1 second prescaler with 1 minute match. Include the FRO-32K power consumption.	252.9	nA
LPIT	LPIT peripheral adder measured by placing the device in Sleep mode with Wake Domain place in Sleep. Using FRO6M, configured for a 1 minute match. Does not include selected clock source power consumption.	3.2	μΑ
TSTMR	TSTMR peripheral adder measured by placing the device in Power-down mode with Wake Domain place in Sleep. Incrementing on the 1MHz clock output from the FRO6M. Does not include the selected clock source power consumption.	4.0	μΑ
TPM0	TPM0 peripheral adder measured by placing the device in Power-down mode with Wake Domain	4.1	μΑ

Table 24. Low power mode peripheral power consumption adders (continued)

	iprierai power consumption add	ore (continued)	
	place in Sleep. Using FRO32K configured for output compare generating a 10Hz clock signal. No load is placed on the I/O pin generating the clock signal. Includes the clock source power consumption		
RTC	RTC peripheral adder measured with external 32 kHz OSC enabled with an alarm of 1 minute, by placing the device in Deep Powerdown mode. Includes OSC-RTC (32 kHz external crystal) power consumption.	210.7	nA
LPUART1	LPUART1 peripheral adder measured by placing the device in Sleep mode with Wake Domain Sleep. Selected clock source FRO6M as clock source waiting for Rx data at 115200 BR, configuring CC=10b for MRCC_LPUART1. Does not include selected clock source power consumption.	4.2	μΑ
LPI2C1	LPI2C1 peripheral adder measured by placing the device in Sleep mode configured as Slave with digital glitch filter disabled. Does not include selected clock source power consumption.	3.2	μΑ
I3C	LPI3C peripheral adder measured by placing the device in Sleep mode with Wake Domain place in Sleep, while configured as slave. Does not include the clock source power	3.3	μΑ
LPSPI0	LPSPI0 peripheral adder measured by placing the device in Sleep mode with Wake Domain place in Sleep, while configured as Slave in SPI. Does not include	4.0	μΑ

Table 24. Low power mode peripheral power consumption adders (continued)

	the clock source power consumption.		
FlexCAN	FlexCAN peripheral adder measured by placing the device in Deep Sleep mode with Wake Domain placed in Deep Sleep and configured to receive the message and waiting for the next transmission of the user initiated. Does not include the clock source power	6.8	μΑ
FlexIO	FlexIO peripheral adder measured by placing the device in Sleep mode with Wake Domain Sleep, while Using FRO6M, emulating UART waiting for RX data at 115200 baudrate. Does not include selected clock source power consumption.	3.3	μΑ
ADC	ADC peripheral adder by placing the device in Sleep mode with Wake Domain place in Sleep. ADC in low power single ended mode using the FRO6M and 10Ksps continuous conversion. Does not include selected clock source power consumption.	4.1	μΑ
CMP	CMP peripheral adder measured with CMP enabled 8-bit DAC and single input for compare. The device is placed in Sleep mode with Wake Domain place in Sleep. Does not include 6-bit DAC power consumption	3.3	μΑ
VREF	VREF peripheral adder measured by placing the device in Sleep mode with Wake Domain place in Sleep. Generating a 1.2V reference output voltage	3.9	μΑ
WDOG	WDOG peripheral adder measured by placing the device in Sleep mode with	2.8	μΑ

Table 24. Low power mode peripheral power consumption adders (continued)

Wake Domain place in S The peripheral is configu Using OSC-RTC (Extern 32kHz) using the longes timeout period possible. Includes the OSC_RTC	ured anal t
current consumption	

## 2.2.8 EMC radiated emissions operating behaviors

EMC measurements to IC-level IEC standards are available from NXP on request.

## 2.2.9 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to https://www.nxp.com/.
- 2. Perform a keyword search for "EMC design".

## 2.2.10 Capacitance attributes

Table 25. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C <sub>IN_A</sub>	Input capacitance: analog pins	_	7	pF
C <sub>IN_D</sub>	Input capacitance: digital pins	_	7	pF

# 2.3 Switching specifications

## 2.3.1 Device clock specifications

Table 26. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes			
	VDD_CORE = 1.1 V							
f <sub>CPU</sub>	CPU clock (CPU_CLK)	_	96	MHz				
f <sub>BUS</sub>	Bus clock (BUS_CLK)	_	96	MHz				
f <sub>SLOW</sub>	Slow clock (SLOW_CLK)	_	24	MHz				
	VDD_CORE = 1.0	V						
f <sub>CPU</sub>	CPU clock (CPU_CLK)	_	48	MHz				
f <sub>BUS</sub>	Bus clock (BUS_CLK)	_	48	MHz				
f <sub>SLOW</sub>	Slow clock (SLOW_CLK)	_	24	MHz				

NOTE

By default, VDD\_CORE = 1.0 V,  $f_{CPU\_CLK}/f_{BUS\_CLK}$  = 32 MHz,  $f_{SLOW\_CLK}$  = 16 MHz.

# 2.3.2 General switching specifications

These general-purpose specifications apply to all signals configured for GPIO, LPUART, LPTMR, TPM, CAN, LPI2C, LPI3C, LPSPI, or FlexIO functions.

Table 27. General switching specifications

Description	Min.	Max.	Unit	Notes
GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	_	Bus clock cycles	1
GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) — Asynchronous path	150	_	ns	
GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) — Asynchronous path	50	_	ns	
External RESET and NMI pin interrupt pulse width — Asynchronous path	330	_	ns	2
GPIO pin interrupt pulse width — Asynchronous path	16	_	ns	2
Port rise/	fall time			
Normal I/O pins				3
• 2.7 ≤ VDD_IO_ <i>x</i> ≤ 3.6 V	2.9	7	ns	
— Fast slew rate (SRE = 0; DSE = 0)	6	15	ns	
— Slow slew rate (SRE = 1; DSE = 0)				
• 1.71 ≤ VDD_IO_ <i>x</i> < 2.7 V	2.4	7	ns	
— Fast slew rate (SRE = 0; DSE = 1)	6.1	20	ns	
— Slow slew rate (SRE = 1; DSE = 1)				
Fast I/O pins				4
• 2.7 ≤ VDD_IO_ <i>x</i> ≤ 3.6 V	0.6	1.6	ns	
— Fast slew rate (SRE = 0; DSE = 0)	0.8	1.8	ns	
— Slow slew rate (SRE = 1; DSE = 0)				
• 1.71 ≤ VDD_IO_ <i>x</i> < 2.7 V	0.4	1.6	ns	
— Fast slew rate (SRE = 0; DSE = 1)	0.6	1.9	ns	
Slow slew rate (SRE = 1; DSE = 1)				
I2C/I3C I/O pins				5
• 2.7 ≤ VDD_IO_ <i>x</i> ≤ 3.6 V				
Normal drive, fast slew rate (SRE = 0; DSE = )	3	7	ns	
Normal drive, slow slew rate (SRE = 1; DSE = 0)	6.1	15	ns	
— High drive, fast slew rate (SRE = 0; DSE = 1)	2.8	7	ns	
High drive, slow slew rate (SRE = 1; DSE = 1)	5.6	15	ns	
• 1.71 ≤ VDD_IO_x < 2.7 V	2.0			

Table 27. General switching specifications (continued)

Description	Min.	Max.	Unit	Notes
Normal drive, fast slew rate (SRE = 0; DSE = 0)	2.8	7	ns	
Normal drive, slow slew rate (SRE = 1; DSE = 0)	6.4	20	ns	
<ul> <li>High drive, fast slew rate (SRE = 0; DSE = 1)</li> <li>High drive, slow slew rate (SRE = 1; DSE = 1)</li> </ul>	2.3 5.7	7 20	ns ns	
Reset and NMI pins  • 2.7 ≤ VDD_IO_x ≤ 3.6 V  • 1.71 ≤ VDD_IO_x < 2.7 V	3.3 4.3	6.7 20	ns ns	6

- 1. The synchronous and asynchronous timing must be met.
- 2. This is the shortest pulse that is guaranteed to be recognized.
- 3. Load is 25 pF. Drive strength and slew rate are configured using PORTx\_PCRn[DSE] and PORTx\_PCRn[SRE].
- 4. These are effectively Port C pins.
- 5. Load is 25 pF for DSE=0 or DSE=1. Load is 50 pF for DSE=2 or DSE=3. Drive strength and slew rate are configured using PORTx\_PCRn[DSE1], PORTx\_PCRn[DSE], and PORTx\_PCRn[SRE].
- 6. Load is 25 pF.

## 2.4 Thermal specifications

## 2.4.1 Thermal operating requirements

Table 28. Thermal operating requirements

Symbol	Description	Min.	Typical	Max.	Unit	Notes
T <sub>J</sub>	Die junction temperature	-40	25	125	°C	
T <sub>A</sub>	Ambient temperature	-40	25	105	°C	1

<sup>1.</sup> Maximum  $T_A$  can be met only if the user ensures that  $T_J$  does not exceed the maximum. The simplest method to determine  $T_J$  is:  $T_J = T_A + R_{\theta JA} \times$  chip power dissipation.

#### 2.4.2 Thermal attributes

Table 29. Thermal attributes

Board type	Symbol	Description	40 HVQFN	48 HVQFN	Unit	Notes
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient	28	26	°C/W	1, 2
Four-layer (2s2p)	$\Psi_{ m JT}$	Thermal characterization parameter, junction to package top center	0.2	0.2	°C/W	1, 2

- 1. Thermal test board meets JEDEC specification for this package (JESD51-7).
- 2. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions*—Natural Convection (Still Air).


# 3 Peripheral operating requirements and behaviors

# 3.1 Core modules


## 3.1.1 SWD electricals

Table 30. SWD timing

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	SWD_CLK frequency of operation	_	25	MHz
S2	SWD_CLK cycle period	1/S1	_	ns
S3	SWD_CLK clock pulse width	20	_	ns
S4	SWD_CLK rise and fall times	_	3	ns
S5	SWD_DIO input data setup time to SWD_CLK rise	10	_	ns
S6	SWD_DIO input data hold time after SWD_CLK rise	0	_	ns
S7	SWD_CLK high to SWD_DIO data valid	_	25	ns
S8	SWD_CLK high to SWD_DIO high-Z	5	_	ns



Downloaded from Arrow.com.



## 3.2 Clock modules

## 3.2.1 Reference oscillator specification

This chip is designed to meet targeted specifications with a ±50 ppm frequency error over the life of the part, which includes the temperature, mechanical, and aging excursions.

The table below shows typical specifications for the Crystal Oscillator.


Table 31. Reference Crystal Specification

Symbol	Description	F0 = 32.0 MHz			Unit	Footnotes
		Min	Тур	Max		
T <sub>A</sub>	Operating Temperature	-40	_	105	°C	1
	Crystal frequency tolerance over Aging and Temperature	-33	_	30	ppm	2,3
	Oscillator variation	-17	_	20	ppm	4
	Total reference oscillator tolerance	-50	_	50	ppm	5
C <sub>L</sub>	Load capacitance	6	8	10	pF	2,6
C <sub>0</sub>	Shunt capacitance	0.469	0.67	0.871	pF	2,6
Cm1	Motional capacitance	1.435	2.05	2.665	fF	2, 6
Lm1	Motional inductance	8.47	12.1	15.73	mH	2,6
Rm1	Motional resistance	-	25	50	Ohms	2

Table 31. Reference Crystal Specification (continued)

Symbol	Description	F0 = 32.0 MHz			Unit	Footnotes
		Min	Тур	Max		
ESR	Equivalent series resistance	_	50	60	Ohms	2, 7
P <sub>d</sub>	Maximum crystal drive	_	_	200	μW	2
T <sub>S</sub>	Trim sensitivity	6.30	9.00	11.70	ppm/pF	2,6
T <sub>OSC</sub>	Oscillator Startup Time	_	500	_	μs	8

- 1. Full temperature range of this device. A reduced range can be chosen to meet application needs.
- 2. Recommended crystal specification.
- 3. Combination of frequency stability variation over desired temperature range and frequency variation due to aging over desired lifetime of system.
- 4. Variation due to temperature, process, and aging of MCU.
- 5. Sum of crystal initial frequency tolerance, crystal frequency stability and aging, oscillator variation, and PCB manufacturing variation must not exceed this value.
- 6. Typical is target. 30 % tolerances shown.
- 7. ESR = Rm1 \*  $(1 + [C_0/C_L])^2$ .
- 8. Time from oscillator enables to clock ready. Dependent on the complete hardware configuration of the oscillator.



### 3.2.2 32 kHz oscillator electrical specifications

Table 32. 32 kHz oscillator electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_32k</sub>	Crystal frequency	_	32.768	_	kHz	
Tol	Frequency tolerance	_	±100	_	ppm	
Jitosc	Jitter				ns	
	Period jitter (RMS)	_	10	_		
	Accumulated jitter over 1 ms (RMS)	_	50	_		
ESR	Crystal equivalent series resistance	_	_	80/150	kΩ	1
$C_{para}$	Parasitic capacitance of EXTAL32 and XTAL32	_	1	2	pF	
t <sub>start</sub>	Crystal start-up time	_	1000	8000	ms	2
I <sub>OSC_32k</sub>	Current consumption					
	OFF mode	_	0.5			
	ON mode	_	100	<u> </u>	nA	
$V_{pp}$	Peak-to-peak amplitude of oscillation	_	0.2	_	V	3
f <sub>ec_extal32</sub>	Externally provided input clock frequency	_	32.768	_	kHz	4
V <sub>ec_extal32</sub>	Externally provided input clock amplitude	_	VDD_SYS	_	mV	4, 5
C <sub>extal/xtal</sub>	EXTAL, XTAL Load Capacitance	0	_	30	pF	6

- 1. Maximum value is 80 kOhms for parasitic capacitances higher than 1 pF, and 150 kOhms for parasitic capacitances around 1 pF.
- 2. Proper PC board layout procedures must be followed to achieve specifications.
- 3. When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.
- 4. This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.
- 5. The parameter specified is a peak-to-peak value and V<sub>IH</sub> and V<sub>IL</sub> specifications do not apply. The voltage of the applied clock must be within the range of V<sub>SS</sub> to V<sub>DD IO D</sub>.
- 6. With 2 pF steps.

NOTE
It is recommended that the oscillator margin be measured on the actual application PCB with the target crystal.

## 3.2.3 Free-running oscillator FRO-192M specifications

Table 33. FRO-192M specifications

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
f <sub>fro192m</sub>	FRO-192M frequency (nominal)		96/192		MHz	
Δf <sub>fro192m</sub>	Frequency deviation (–40 °C – 125 °C)					
	Open loop	_	_	±3	%	
		_	_	±0.25	%	

Table continues on the next page...

Data Sheet: Technical Data

Table 33. FRO-192M specifications (continued)

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
	Closed loop (using accurate clock source as reference)					
t <sub>startup</sub>	Start-up time  • Oscillation time with initial accuracy of ±20 % to ±2 % of enable signal assertion  • Oscillation time within ±2 % from enable signal assertion	_ _	2	<u>-</u>	µs µs	
f <sub>os</sub>	Frequency overshoot during startup	_	_	2	%	
jit <sub>per</sub>	<ul> <li>Period jitter RMS <sup>1</sup></li> <li>Accumulated jitter over 1 µs</li> </ul>	_ _	50 375		ps	
jit <sub>cyc</sub>	Cycle to Cycle jitter RMS	_	60	_	ps	
I <sub>fro192m</sub>	Current consumption	_	40	100	μA	

<sup>1.</sup> Reference clock = 192 MHz.

## 3.2.4 Free-running oscillator FRO-6M specifications

Table 34. FRO-6M specifications

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
f <sub>fro6m</sub>	FRO-6M frequency (nominal)	_	6	_	MHz	
Δf <sub>fro6m</sub>	Frequency deviation (–40 °C – 125 °C)  • open loop  • closed loop (using accurate clock source as reference)	_ _	_	±3 ±0.6	%	
t <sub>startup</sub>	Start-up time  Oscillation time with initial accuracy of -20 % to +2 % of enable signal assertion  Oscillation time within ± 2 % from enable signal assertion	_ _	5	_	µs µs	
f <sub>os</sub>	Frequency overshoot during startup	_	10	_	%	
I <sub>fro6m</sub>	Current consumption	_	_	4	μΑ	

## 3.2.5 Free-running oscillator FRO-32K specifications

Table 35. FRO-32K specifications

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
f <sub>fro32k</sub>	FRO-32K frequency (nominal)	_	32.768	_	kHz	

Table 35. FRO-32K specifications (continued)

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
Δf <sub>fro32k</sub>	Frequency deviation(– 40 °C –125 °C)  • open loop	_	_	±2	%	
TRIM <sub>step</sub>	Trimming step	_	0.03	_	%	
t <sub>startup</sub>	Start-up time	_	_	120	μs	
f <sub>os</sub>	Frequency overshoot during startup  • Trimmed	_	10	_	%	
I <sub>fro32k</sub>	Current consumption	_	350	_	nA	

### 3.2.6 Free-running oscillator FRO-16K specifications

Table 36. FRO-16K specifications

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
V <sub>BAT</sub>	Supply voltage operating range	1.9	2.7	3.6	V	1
Temp	Temperature range	-40	25	125	°C	
f <sub>fro16K</sub>	FRO-16K frequency (nominal)	_	16.384	_	kHz	
Δf <sub>fro16K</sub>	Frequency deviation  • Over –40 °C~125 °C temperature range	_	_	±6	%	
TRIMstep	Frequency trimming step	_	1.5	_	%	
I <sub>fro16k</sub>	Current consumption	_	50	_	nA	2
I <sub>por</sub>	Current consumption	_	26	_	nA	

<sup>1.</sup> FRO-16K is in Power Switch block, which is powered by min 1.9 V VDD\_SWITCH

## 3.3 Memories and memory interfaces

#### 3.3.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

#### 3.3.1.1 Flash Read wait state control specifications

FCTRL[RWSC] defines the number of read wait-states in the flash module for FMC read access to the flash array during full power and low-power modes. The following requirements must be met.

Table 37. Recommend RWSC settings on KW45 (for MCU flash and Radio Flash)

Mode	Typical Frequency (MHz)	FCTRL[RWSC]
SD – 1.1 V	96	0010b
SD – 1.1 V	64	0001b
SD – 1.1 V	48	0001b

Table continues on the next page...

Data Sheet: Technical Data

<sup>2.</sup> The Typical value (70 nA) of current consumption includes 20 nA POR current consumption in stable running period.

Table 37. Recommend RWSC settings on KW45 (for MCU flash and Radio Flash) (continued)

Mode	Typical Frequency (MHz)	FCTRL[RWSC]
MD – 1.0 V	48	0001b
MD – 1.0 V	32	0000b

#### 3.3.1.2 Flash timing specifications

The following command times assume a flash bus clock frequency of 24 MHz. This clock come from SLOW\_CLK. Command times will be increased by up to 10 µs at 24 MHz if the module is exiting sleep mode when the command is launched. The time to abort a command is not included in the following table.

Table 38. Flash command time specifications

Symbol	Description	Тур.	Max.	Unit	Notes
t <sub>rd1all1024k</sub>	Read 1s All execution time (1024 KB)	_	6200	μs	
t <sub>rd1blk1024k</sub>	Read 1s Block execution time (1024 KB)	_	6000	μs	
t <sub>rd1scr</sub>	Read 1s Sector execution time	_	50	μs	1
t <sub>rd1pg</sub>	Read 1s Page execution time	_	4.4	μs	1
t <sub>rd1pglv</sub>	Read 1s Page at low voltage execution time	_	5.8	μs	1
t <sub>rd1phrlv</sub>	Read 1s Phrase at low voltage execution time	_	4.8	μs	1
t <sub>rd1ipglv</sub>	Read 1s IFR Page at low voltage execution time	_	5.8	μs	1
t <sub>rd1iphrlv</sub>	Read 1s IFR Phrase at low voltage execution time	_	4.8	μs	1
t <sub>rd1phr</sub>	Read 1s Phrase execution time	_	3.8	μs	1
t <sub>rdmisr8k</sub>	Read into MISR (8 KB)	_	50	μs	1
t <sub>rdmisr1024k</sub>	Read into MISR (1024 KB)	_	6000	μs	1
t <sub>rd1iscr</sub>	Read 1s IFR Sector execution time	_	50	μs	1
t <sub>rd1ipg</sub>	Read 1s IFR Page execution time	_	4.4	us	1
t <sub>rd1iphr</sub>	Read 1s IFR Phrase execution time	_	3.8	μs	1
t <sub>rdimisr8k</sub>	Read IFR into MISR (8 KB)	_	50	μs	1
t <sub>rdimisr32k</sub>	Read IFR into MISR (32 KB)	_	190	μs	1
t <sub>pgmpg</sub>	Program Page execution time	450	1000	μs	2
t <sub>pgmphr</sub>	Program Phrase execution time	135	375	μs	2
t <sub>ersall1024k</sub>	Erase All execution time (1024 KB)	_	2800	ms	
t <sub>masers1024k</sub>	Mass Erase execution time (1024 KB)	_	2800	ms	
t <sub>ersscr</sub>	Erase Sector execution time	2	22	ms	2

<sup>1.</sup> Time to abort the command may significantly impact the time to execute the command.

Downloaded from Arrow.com.

<sup>2.</sup> Measured from the time PERDY is cleared.

#### 3.3.1.3 Flash high voltage current behavior

Table 39. Flash high voltage current behavior

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD_IO_PGM</sub>	Average current adder to VDD_IO_x during flash programming operation	_	_	6	mA	1
I <sub>DD_IO_ERS</sub>	Average current adder to VDD_IO_x during flash erase operation	_	_	4	mA	1

<sup>1.</sup> See the Power Management chapter in the reference manual for the specific VDD\_IO\_x voltage supply powering the flash array.

#### 3.3.1.4 Flash reliability specifications

Table 40. Flash reliability specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes	
	Program Flash						
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	10	50	_	years		
n <sub>nvmcycscr</sub>	Sector cycling endurance	10 K	500 K	_	cycles	2	
T <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	_	years		
T <sub>nvmretp100</sub>	Data retention after up to 100 K cycles	5	50	_	years		
N <sub>nvmcyc256</sub>	Sector cycling endurance for 256 KB per array block	100 K	500 K	_	cycles	3	

<sup>1.</sup> Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile.

#### 3.4 Radio modules

#### 3.4.1 2.4 GHz radio transceiver electrical specification

Table 41. 2.4 GHz radio transceiver specifications

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
VDD_RF	RF supply voltage	1.175	1.2	3.6	V	
VPA_2P4 GHZ	Supply voltage for 2.4 GHz radio power amplifier	0.9	_	2.4	V	1, 2
f <sub>in</sub>	Input RF frequency	2.360	_	2.4835	GHz	
f <sub>c</sub>	Output RF frequency	2.360	_	2.4835	GHz	
P <sub>max</sub>	RF input power	_	_	10	dBm	
f <sub>ref</sub>	Crystal reference oscillator frequency	_	32	_	MHz	

Table continues on the next page...

Data Sheet: Technical Data

<sup>2.</sup> Sector cycling endurance represents the number of Program/Erase cycles on a single sector at -40 °C ≤ T<sub>i</sub> ≤ 125 °C.

<sup>3.</sup> For devices with a single flash block, sectors must be located within the last 256 KB of the flash main memory. For devices with two flash blocks, sectors must be located within the last 256 KB of each flash main memory.

Table 41. 2.4 GHz radio transceiver specifications (continued)

Syn	nbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
f <sub>t</sub>	tol	Frequency tolerance	_	±50	_	ppm	
Tn	T <sub>rx_tx</sub> Rx - Tx turnaround time		_	150	_	μs	3

- 1. Voltage required at this rail depends on the desired output power. See Transmit and PLL Feature Summary for the required voltages.
- 2. VPA\_2P4GHZ is internally connected to the VDD\_RF pin. When not powered externally, VPA\_2P4GHZ = VDD\_RF 0.275 V. An internal regulator prevents VPA\_2P4GHZ from going above 2.4 V when powered through the VDD\_RF pin.
- 3. Bluetooth LE. Other modes have different requirements

## 3.4.2 Receiver Feature Summary

Table 42. Top-level Receiver Specifications (T<sub>A</sub> = 25 °C, nominal process unless otherwise noted)

Characteristic <sup>1</sup>	Symbol	Min.	Тур.	Max.	Unit
Receiver Activ	e Power Consump	tion			
Supply current Rx On with DC-DC converter enable (Buck; VDD_DCDC =3.3 V, VDD_RF=VDD_LDO_CORE = 1.25 V) <sup>2</sup>	I <sub>Rxon</sub>	_	4.68	_	mA
Supply current Rx On with DC-DC converter disabled (Bypass, VDD_RF = VDD_LDO_CORE = 3.3. V) <sup>2</sup>	I <sub>Rxon</sub>	_	10.01	_	mA
Receiver Ge	eneral Specification	S			
Input RF Frequency	F <sub>in</sub>	2.360	_	2.4835	GHz
GFSK Rx Sensitivity(250 kbps GFSK-BT = 0.5, h = 0.5) <sup>3</sup>	SENS <sub>GFSK</sub>	_	-103	_	dBm
Max RX RF Input Signal Level	RF <sub>inMax</sub>	_	_	10	dBm
Noise Figure for maximum gain mode @ typical sensitivity <sup>4</sup>	NF <sub>HG</sub>	_	6.5	_	dB
Receiver Signal Strength Indicator Range <sup>5</sup>	RSSI <sub>Range</sub>	-100	_	06	dBm
Receiver Signal Strength Indicator Resolution	RSSI <sub>Res</sub>	_	1	_	dB
Typical RSSI variation over frequency		-2	_	2	dB
Typical RSSI variation over temperature		-2	_	2	dB
Narrowband RSSI accuracy <sup>7</sup>	RSSI <sub>Acc</sub>	-3	_	3	dB
Spurious Emission < 1.6 MHz offset (Measured with 100 kHz resolution and average detector. Device transmit on RF channel with center frequency fc and spurious power measured in 1 MHz at RF frequency f), where  f-fc  < 1.6 MHz	_	_	-54	_	dBc
Spurious Emission > 2.5 MHz offset (Measured with 100 kHz resolution and average detector. Device transmit on RF channel with center frequency fc and spurious power measured in 1 MHz at RF frequency f), where  f-fc  > 2.5 MHz <sup>8</sup>	_	_	-70	_	dBc
Bluetooth LE coded 125 k	dbps (Long Range,	8x Spreadin	g)		

Table 42. Top-level Receiver Specifications ( $T_A = 25$  °C, nominal process unless otherwise noted) (continued)

Characteristic <sup>1</sup>	Symbol	Min.	Тур.	Max.	Unit
Bluetooth LE LR 125 kbps Sensitivity <sup>9,3</sup>	SENS <sub>BLELR125</sub>	_	-106	_	dBm
Bluetooth LE LR 125 kbps Co-channel Interference Wanted signal at –67 dBm, BER < 0.1 %. Measurement esolution 1 MHz).	COSEL <sub>BLELR125</sub>		-2		dB
Adjacent/Alternate	e Channel Performa	nce <sup>10</sup>			
Bluetooth LE LR 125 kbps Adjacent ±1 MHz Interference offset (Wanted signal at –67 dBm, BER < 0.1 %. Measurement resolution 1 MHz.)	SEL <sub>BLELR125</sub> , 1 MHz	_	8	_	dB
Bluetooth LE LR 125 kbps Adjacent $\pm$ 2 MHz Interference offset (Wanted signal at –67 dBm, BER < 0.1 %. Measurement resolution 1 MHz.)	SEL <sub>BLELR125</sub> , 2 MHz	_	50/35	_	dB
Bluetooth LE LR 125 kbps Alternate ±3 MHz Interference offset (Wanted signal at –67 dBm, BER < 0.1 %.  Measurement resolution 1 MHz.)	SEL <sub>BLELR125</sub> , 3 MHz	_	55/45	_	dB
Bluetooth LE LR 125 kbps Alternate ≥ ±4 MHz Interference offset (Wanted signal at –67 dBm, BER < 0.1 %. Measurement resolution 1 MHz.) <sup>11</sup>	SEL <sub>BLELR125, 4+</sub> MHz	_	55	_	dB
Bluetooth LE coded 500 k	dbps (Long Range, 2	2x Spreadin	g)	1	
Bluetooth LE LR 500 kbps Sensitivity <sup>9,3</sup>	SENS <sub>BLELR500</sub>	_	-102	_	dBm
Bluetooth LE LR 500 kbps Co-channel Interference (Wanted signal at –67 dBm, BER < 0.1 %. Measurement resolution 1 MHz).	COSEL <sub>BLELR500</sub>		-3		dB
Adjacent/Alternate	e Channel Performa	nce <sup>10</sup>	1	I	
Bluetooth LE LR 500 kbps Adjacent ±1 MHz Interference offset (Wanted signal at –67 dBm, BER < 0.1 %.  Measurement resolution 1 MHz.)	SEL <sub>BLELR500,</sub> 1 MHz	_	8	_	dB
Bluetooth LE LR 500 kbps Adjacent ±2 MHz Interference offset (Wanted signal at –67 dBm, BER < 0.1 %.  Measurement resolution 1 MHz.)	SEL <sub>BLELR500, 2</sub>	_	50/35	_	dB
Bluetooth LE LR 500 kbps Alternate ±3 MHz Interference offset (Wanted signal at –67 dBm, BER < 0.1 %. Measurement resolution 1 MHz.)	SEL <sub>BLELR500, 3</sub>	_	55/45	_	dB
Bluetooth LE LR 500 kbps Alternate ≥ ±4 MHz Interference offset (Wanted signal at –67 dBm, BER < 0.1 %. Measurement resolution 1 MHz.) <sup>11</sup>	SEL <sub>BLELR500, 4+</sub>	_	52	_	dB
Bluetooth L	E un-coded 1 Mbps		,		
Bluetooth LE 1 Mbps Sensitivity <sup>9,3</sup>	SENS <sub>BLE1M</sub>	_	-97.5	_	dBm
Bluetooth LE 1 Mbps Co-channel Interference (Wanted signal at –67 dBm, BER < 0.1 %. Measurement resolution 1 MHz).	COSEL <sub>BLE1M</sub>		-6		dB

Table 42. Top-level Receiver Specifications ( $T_A = 25$  °C, nominal process unless otherwise noted) (continued)

Characteristic <sup>1</sup>	Symbol	Min.	Тур.	Max.	Unit
Adjacent/Alternate Cha	annel Selectivity Per	formance <sup>10</sup>			
Bluetooth LE 1 Mbps Selectivity ±1 MHz Interference offset (Wanted signal at –67 dBm, BER < 0.1 %. Measurement resolution 1 MHz.)	SEL <sub>BLE1M</sub> , 1 MHz	_	0	_	dB
Bluetooth LE 1 Mbps Adjacent ±2 MHz Interference offset (Wanted signal at –67 dBm, BER < 0.1 %.  Measurement resolution 1 MHz.)	SEL <sub>BLE1M, 2 MHz</sub>	_	45/35	_	dB
Bluetooth LE 1 Mbps Selectivity ±3 MHz Interference offset (Wanted signal at –67 dBm, BER < 0.1 %. Measurement resolution 1 MHz.)	SEL <sub>BLE1M</sub> , 3 MHz	_	53/45	_	dB
Bluetooth LE 1 Mbps Alternate ≥ ±4 MHz Interference offset (Wanted signal at –67 dBm, BER < 0.1 %. Measurement resolution 1 MHz.) <sup>11</sup>	SEL <sub>BLE1M, 4+ MHz</sub>	_	52	_	dB
Intermodul	lation Performance				'
Bluetooth LE 1 Mbps Intermodulation with continuous wave interferer at ±3 MHz and modulated interferer is at ±6 MHz (or ±8 MHz) – Wanted signal at –67 dBm, BER < 0.1 %.	IM3-6 <sub>BLE1M</sub> IM4-8 <sub>BLE1M</sub>	_	-27	_	dBm
Bluetooth LE 1 Mbps Intermodulation with continuous wave interferer at $\pm 5$ MHz and modulated interferer is at $\pm 10$ MHz – Wanted signal at –67 dBm, BER < 0.1 %.	IM5-10 <sub>BLE1M</sub>	_	-28	_	dBm
Blockin	ng Performance				
Bluetooth LE 1 Mbps Out of band blocking from 30 MHz to 1000 MHz and 4000 MHz to 5000 MHz (Wanted signal at –67 dBm, BER < 0.1 %. Interferer continuous wave signal.) <sup>12</sup>	_	-2	_	_	dBm
Bluetooth LE 1 Mbps Out of band blocking from 1000 MHz to 2000 MHz and 3000 MHz to 4000 MHz (Wanted signal at –67 dBm, BER < 0.1 %. Interferer continuous wave signal.)	_	-10	_	_	dBm
Bluetooth LE 1 Mbps Out of band blocking from 2001 MHz to 2339 MHz and 2484 MHz to 2999 MHz (Wanted signal at –67 dBm, BER < 0.1 %. Interferer continuous wave signal.) <sup>13</sup>	_	-10	_	_	dBm
Bluetooth LE 1 Mbps Out of band blocking from 5000 MHz to 12750 MHz (Wanted signal at –67 dBm, BER < 0. 1 %. Interferer continuous wave signal.) <sup>13</sup>	_	2	10	_	dBm
Bluetooth LE un-co	oded 2 Mbps (High S	Speed)			
Bluetooth LE 2 Mbps Sensitivity <sup>9,3</sup>	SENS <sub>BLE2M</sub>	_	-95	_	dBm
Bluetooth LE 2 Mbps Co-channel Interference (Wanted signal at –67 dBm, BER < 0.1 %. Measurement resolution 1 MHz).	COSEL <sub>BLE2M</sub>		-7		dB

Table 42. Top-level Receiver Specifications (T<sub>A</sub> = 25 °C, nominal process unless otherwise noted) (continued)

Characteristic <sup>1</sup>	Symbol	Min.	Тур.	Max.	Unit
Adjacent/Alternat	e Channel Performa	nce <sup>10</sup>	,	,	
Bluetooth LE 2 Mbps Adjacent ±2 MHz Interference offset (Wanted signal at –67 dBm, BER < 0.1 %. Measurement resolution 1 MHz.)	SEL <sub>BLE2M, 2 MHz</sub>	_	5	_	dB
Bluetooth LE 2 Mbps Alternate ±4 MHz Interference offset (Wanted signal at –67 dBm, BER < 0.1 %. Measurement resolution 2 MHz.)	SEL <sub>BLE2M</sub> , 4 MHz	_	42/30	_	dB
Bluetooth LE 2 Mbps Selectivity ±6 MHz Interference offset (Wanted signal at –67 dBm, BER < 0.1 %. Measurement resolution 4 MHz.)	SEL <sub>BLE2M, 6 MHz</sub>	_	50	_	dB
Bluetooth LE 2 Mbps Selectivity ≥±8 MHz Interference offset (Wanted signal at –67 dBm, BER < 0.1 %. Measurement resolution 1 MHz.) <sup>11</sup>	SEL <sub>BLE2M, 8+ MHz</sub>	_	52	_	dB
Intermodu	lation Performance				
Bluetooth LE 2 Mbps Intermodulation with continuous wave interferer at ±6 MHz and modulated interferer is at ±12 MHz (or ±16 MHz) Wanted signal at –67 dBm, BER < 0.1 %.	IM3-6 <sub>BLE2M</sub>	_	-28	_	dBm
Bluetooth LE 2 Mbps Intermodulation with continuous wave interferer at ±8 MHz (±10 MHz) and modulated interferer is at ±16 MHz (or ±20 MHz) – Wanted signal at –67 dBm, BER < 0.1 %.)	IM4-8 <sub>BLE2M</sub> IM4-10 <sub>BLE2M</sub>	_	-32	_	dBm
Blockir	ng Performance				
Bluetooth LE 2 Mbps Out of band blocking from 30 MHz to 1000 MHz and 4000 MHz to 5000 MHz (Wanted signal at –67 dBm, BER < 0.1 %. Interferer continuous wave signal.) <sup>12</sup>	_	<b>-4</b>	_	_	dBm
Bluetooth LE 2 Mbps Out of band blocking from 1000 MHz to 2000 MHz and 3000 MHz to 4000 MHz (Wanted signal at –67 dBm, BER < 0.1 %. Interferer continuous wave signal.)	_	-10	_	_	dBm
Bluetooth LE 2 Mbps Out of band blocking from 2001 MHz to 2339 MHz and 2484 MHz to 2999 MHz (Wanted signal at –67 dBm, BER < 0.1 %. Interferer continuous wave signal.) <sup>13</sup>	_	-10	_	_	dBm
Bluetooth LE 2 Mbps Out of band blocking from 5000 MHz to 12750 MHz (Wanted signal at –67 dBm, BER < 0.1 %. Interferer continuous wave signal.) <sup>13</sup>	_	2	10	_	dBm

- 1. All the RX parameters are measured at the RF pins.
- 2. Transceiver power consumption.
- 3. Variation across temperature (-40  $^{\circ}$ C to 105  $^{\circ}$ C) is up to 3 dB.
- 4. Receiver noise Figure is computed from RF pin to composite (I+jQ) ADC output
- 5. Narrow-band RSSI mode.
- 6. With RSSI\_CTRL\_0.RSSI\_ADJ field calibrated to account for antenna to RF input losses.
- 7. With one point calibration over frequency and temperature.

Downloaded from Arrow.com.

- 8. Exceptions allowed for twice the reference clock frequency(fref) multiples.
- 9. Measured at 0.1 % BER using 37 byte long packets in maximum gain mode and nominal conditions.
- 10. Bluetooth LE adjacent and alternate selectivity performance is measured with modulated interference signals.
- 11. Exceptions allowed for multiple of XTAL frequency
- 12. Exceptions allowed for carrier frequency sub harmonics.
- 13. Exceptions allowed for carrier frequency harmonics.

Table 43. Receiver Specifications with Generic FSK Modulations

				Adjacent/Alternate channel selectivity (dB) <sup>1</sup>					
Modulation type	Data rate (kb/s)	Channel BW (kHz)	Typical sensitivity (dBm) <sup>2</sup>	Desired signal level (dBm)	Interferer at ±1* channel BW offset	Interferer at ±2* channel BW offset	Interferer at ±3* channel BW offset	Interferer at ±4* channel BW offset	Co- channel
GFSK BT =	2000	4000	-95	-67	5	45/35	52	55	7
0.5, h = 0.5	1000	2000	-98	-67	0	42/32	52/42	55	7
	500	1000	-101	-85	40	50/35	55	55	6
	250	500	-103	-85	38	48	52	55/35	6

- 1. Selectivity measured with an unmodulated blocker.
- 2. Variation across temperature (-40 °C to 105 °C) is up to 3 dB.

### 3.4.3 Transmit and PLL Feature Summary

- Supports constant envelope modulation of 2.4 GHz ISM frequency band.
- Fast PLL Lock time: < 25 μs
- Reference Frequency:
  - 32 MHz crystals supported for Bluetooth LE and Generic FSK modes

Table 44. Top-level Transmitter Specifications (TA = 25 °C, nominal process unless otherwise noted)

Characteristic <sup>1</sup>	Symbol	Min.	Тур.	Max.	Unit
Transmitter Acti	ve Power Specifica	tions			
Supply current Tx On with P <sub>RF</sub> = 0 dBm and DC-DC converter enabled (Buck; VDD_DCDC = 3.3 V, VDD_RF = VDD_LDO_CORE = 1.25 V) <sup>2</sup>	I <sub>TX0dBm</sub>	_	4.60	_	mA
Supply current Tx On with P <sub>RF</sub> = 0 dBm and DC-DC converter disabled (Bypass, VDD_RF = VDD_LDO_CORE = 3.3 V) <sup>2</sup>	I <sub>TX0dBmb</sub>	_	9.83	_	mA
Supply current Tx On with P <sub>RF</sub> = +4 dBm and DC-DC converter enabled (Buck; VDD_DCDC = 3.3 V, VDD_RF = VDD_LDO_CORE = 1.25 V) <sup>2</sup>	I <sub>TX4dBm</sub>	_	7.63	_	mA
Supply current Tx On with P <sub>RF</sub> = +4 dBm and DC-DC converter disabled (Bypass, VDD_RF = VDD_LDO_CORE = 3.3 V) <sup>2</sup>	I <sub>TX4dBm</sub>	_	11.89	_	mA
Supply current Tx On with P <sub>RF</sub> = +7 dBm and DC-DC converter enabled (Buck; VDD_DCDC = 3.3 V, VDD_RF = VDD_LDO_CORE = 1.8 V) <sup>2</sup>	I <sub>TX7dBm</sub>	_	10.79	_	mA

Table 44. Top-level Transmitter Specifications ( $T_A = 25$  °C, nominal process unless otherwise noted) (continued)


Table 11. Top level Transmitter openineations (TA 20 0,			, ,	,	
Characteristic <sup>1</sup>	Symbol	Min.	Тур.	Max.	Unit
Supply current Tx On with $P_{RF}$ = +7 dBm and DC-DC converter disabled (Bypass, VDD_RF = VDD_LDO_CORE = 3.3 V, LDO_ANT $\geq$ 1.61 V) <sup>2</sup>	I <sub>TX7dBmb</sub>	_	16.81	_	mA
Supply current Tx On with P <sub>RF</sub> = +10 dBm and DC-DC converter enabled (Buck; VDD_DCDC = 3.3 V, VDD_RF = VDD_LDO_CORE = LDO_ANT = 2.4 V) <sup>2</sup>	I <sub>TX10dBm</sub>	_	18.71	_	mA
Supply current Tx On with P <sub>RF</sub> = +10 dBm and DC-DC converter disabled (Bypass, VDD_RF = VDD_LDO_CORE = 3.3 V, LDO_ANT ≥ 2.21 V) <sup>2</sup>	I <sub>TX10dBmb</sub>	_	20.99	_	mA
Transmitter G	Beneral Specification	ns	1	1	1
Output RF Frequency	f <sub>RFout</sub>	2.360	_	2.4835	GHz
Maximum RF Output Power; 10 dBm configuration <sup>3,4</sup>	P <sub>RF,maxV</sub>	_	10	_	dBm
Minimum RF Output power <sup>5,4</sup>	P <sub>RF,minn</sub>	_	-30	_	dBm
RF Output power control range (nominal power supply)	P <sub>RFCR</sub>	_	32	_	dB
Bluetooth LE Maximum Deviation of the Carrier Frequency <sup>6</sup>	F <sub>cdev,BLE</sub>	_	±3	_	kHz
Bluetooth LE Frequency Hopping Support			YES		
$2^{\text{nd}}$ Harmonic of Transmit Carrier Frequency ( $P_{\text{out}} = P_{\text{RF,max}}$ ) <sup>7,8</sup>	TXH2	_	-53	_	dBm/MHz
$3^{rd}$ Harmonic of Transmit Carrier Frequency ( $P_{out} = P_{RF,max}$ ) <sup>8</sup>	TXH3	_	-50	_	dBm/MHz
Bluetooth LE un-coded 1 Mb	ops/coded 125 kbps	coded 500	kbps		
Bluetooth LE 1 Mbps TX Output Spectrum 20 dB BW	TXBW <sub>BLE1M</sub>	1.0		_	MHz
Bluetooth LE 1 Mbps average frequency deviation using a 00001111 modulation sequence	Δf1 <sub>avg,BLE1M</sub>		250		kHz
Bluetooth LE 1 Mbps average frequency deviation using a 01010101 modulation sequence	Δf2 <sub>avg,BLE1M</sub>		220		kHz
Bluetooth LE 1 Mbps RMS FSK Error	FSK <sub>err,BLE1M</sub>		3%		
Bluetooth LE 1 Mbps Adjacent Channel Transmit Power at 2 MHz offset <sup>8</sup>	P <sub>RF2MHz,BLE1M</sub>	_	_	-55	dBc
Bluetooth LE 1 Mbps Adjacent Channel Transmit Power at ≥ 3 MHz offset <sup>8</sup>	P <sub>RF3MHz,BLE1M</sub>	_	_	-59	dBc
Bluetooth L	E un-coded 2 Mbps	•		•	•
Bluetooth LE 2 Mbps TX Output Spectrum 20 dB BW	TXBW <sub>BLE2M</sub>	2.0		_	MHz
Bluetooth LE 2 Mbps average frequency deviation using a 00001111 modulation sequence	Δf1 <sub>avg,BLE2M</sub>	_	500	_	kHz
Bluetooth LE 2 Mbps average frequency deviation using a 01010101 modulation sequence	Δf2 <sub>avg,BLE2M</sub>	_	440	_	kHz

Table 44. Top-level Transmitter Specifications (T<sub>A</sub> = 25 °C, nominal process unless otherwise noted) (continued)

Characteristic <sup>1</sup>	Symbol	Min.	Тур.	Max.	Unit
Bluetooth LE 2 Mbps RMS FSK Error	FSK <sub>err,BLE2M</sub>	_	4%	_	
Bluetooth LE 2 Mbps Adjacent Channel Transmit Power at 4 MHz offset <sup>8</sup>	P <sub>RF4MHz,BLE2M</sub>	_	_	-55	dBc
Bluetooth LE 2 Mbps Adjacent Channel Transmit Power at ≥ 6 MHz offset <sup>8</sup>	P <sub>RF6MHz,BLE2M</sub>	_	_	-60	dBc

- 1. All the TX parameters are measured at test hardware SMA connector.
- 2. Transceiver power consumption. NBU running at @16 MHz.
- 3. Measured at RF pins, with  $V_{PA\_2P4GHz} \ge 2.4 \text{ V}$ .
- 4. Variation across temperature (-40 °C to 105 °C) is up to 3 dB.
- 5. Measured at the RF pins single supply configuration VDD\_RF = VDD\_LDO\_CORE = 1.25V
- 6. Maximum drift of carrier frequency of the PLL during a Bluetooth LE packet with a nominal 32 MHz reference crystal.
- 7. Harmonic levels based on recommended 2 component match for TX output power ≤ 5 dBm. Transmit harmonic levels depend on the quality of matching components. Additional harmonic margin using a 3<sup>rd</sup> matching component (1x shunt capacitor) is possible.
- 8. Measured at Pout > 5 dBm and recommended high-power TX match.

Transmit PA driver output as a function of the TX-PA\_POWER[5:0] field when measured at the IC pins is as follows:



Downloaded from Arrow.com.

Table 45. Transmit Output Power as a function of PA\_POWER VPA\_2P4GHZ = 1 V / 0 dBm output power target

TX Pout (dBm)							
PA_POWER	LDO ANT	T = -40 °C	T = 25 °C	T = 105 °C			
1	2	-31.27	-32.44	-30.36			
2	2	-25.34	-26.44	-24.92			
4	2	-19.42	-20.5	-19.15			
6	2	-16.01	-17.09	-15.7			
8	2	-13.67	-14.73	-13.24			
10	2	-11.77	-12.83	-11.36			
12	2	-10.24	-11.28	-9.91			
14	2	-8.94	-10	-8.65			
16	2	-7.92	-8.97	-7.57			
18	2	-6.92	-7.97	-6.61			
20	2	-6.04	-7.08	-5.79			
22	2	-5.26	-6.3	-5.04			
24	2	-4.59	-5.64	-4.38			
26	2	-3.94	-4.97	-3.77			
28	2	-3.34	-4.37	-3.25			
30	2	-2.8	-3.83	-2.75			
32	2	-2.33	-3.36	-2.26			
34	2	-1.86	-2.87	-1.85			
36	2	-1.4	-2.4	-1.5			
38	2	-0.99	-1.98	-1.18			
40	2	-0.64	-1.61	-0.89			
42	2	-0.28	-1.25	-0.63			
44	2	0.05	-0.91	-0.41			
46	2	0.36	-0.6	-0.2			
48	2	0.57	-0.36	-0.04			
50	2	0.85	-0.08	0.12			
52	2	1.09	0.19	0.27			
54	2	1.32	0.42	0.42			
56	2	1.5	0.63	0.54			
58	2	1.69	0.85	0.65			
60	2	1.87	1.04	0.75			

Table 45. Transmit Output Power as a function of PA\_POWER VPA\_2P4GHZ = 1 V / 0 dBm output power target (continued)

TX Pout (dBm)				
PA_POWER	LDO ANT	T = -40 °C	T = 25 °C	T = 105 °C
62	2	2.02	1.22	0.86




Table 46. Transmit Output Power as a function of PA\_POWER VPA\_2P4GHZ = 1.6 V / 7 dBm output power target

TX Pout (dBm)							
PA_POWER	LDO_ANT	T =-40 °C	T = 25 °C	T =105 °C			
1	8	-23.66	-24.11	-24.37			
2	8	-18.06	-18.45	-18.72			
4	8	-12.13	-12.54	-12.81			
6	8	-8.72	-9.11	-9.38			
8	8	-6.29	-6.68	-6.96			
10	8	-4.42	-4.79	-5.07			
12	8	-2.9	-3.29	-3.56			
14	8	-1.62	-2.01	-2.28			
16	8	-0.45	-0.85	-1.12			

Table 46. Transmit Output Power as a function of PA\_POWER VPA\_2P4GHZ = 1.6 V / 7 dBm output power target (continued)

TX Pout (dBm)				
PA_POWER	LDO_ANT	T =-40 °C	T = 25 °C	T =105 °C
18	8	0.51	0.13	-0.14
20	8	1.38	0.99	0.72
22	8	2.15	1.75	1.49
24	8	2.79	2.39	2.12
26	8	3.42	3.03	2.75
28	8	3.98	3.59	3.28
30	8	4.49	4.1	3.78
32	8	4.99	4.6	4.25
34	8	5.41	5.03	4.66
36	8	5.79	5.41	5.01
38	8	6.13	5.75	5.33
40	8	6.42	6.05	5.6
42	8	6.69	6.32	5.85
44	8	6.91	6.57	6.06
46	8	7.13	6.79	6.26
48	8	7.31	6.97	6.41
50	8	7.49	7.15	6.58
52	8	7.65	7.33	6.72
54	8	7.8	7.48	6.86
56	8	7.91	7.61	6.96
58	8	8.05	7.74	7.08
60	8	8.15	7.85	7.18
62	8	8.26	7.96	7.27




Table 47. Transmit Output Power as a function of PA\_POWER VPA\_2P4GHZ = 2.2 V / 10 dBm output

TX Pout (dBm)							
PA_POWER	LDO_ANT	T = -40 °C	T = 25 °C	T = 105 °C			
1	12	-21.93	-22.25	-22.52			
2	12	-16.29	-16.59	-16.86			
4	12	-10.39	-10.67	-10.95			
6	12	-6.97	-7.24	-7.52			
8	12	-4.55	-4.82	-5.09			
10	12	-2.66	-2.93	-3.19			
12	12	-1.16	-1.43	-1.69			
14	12	0.11	-0.16	-0.42			
16	12	1.27	1.01	0.76			
18	12	2.27	1.99	1.74			
20	12	3.13	2.85	2.6			
22	12	3.9	3.62	3.37			
24	12	4.55	4.26	4.01			
26	12	5.19	4.9	4.63			

Table 47. Transmit Output Power as a function of PA\_POWER VPA\_2P4GHZ = 2.2 V / 10 dBm output (continued)

TX Pout (dBm)	TX Pout (dBm)							
PA_POWER	LDO_ANT	T = -40 °C	T = 25 °C	T = 105 °C				
28	12	5.74	5.46	5.18				
30	12	6.26	5.97	5.68				
32	12	6.78	6.5	6.19				
34	12	7.23	6.95	6.62				
36	12	7.63	7.36	7				
38	12	7.99	7.72	7.35				
40	12	8.31	8.05	7.65				
42	12	8.61	8.35	7.94				
44	12	8.87	8.62	8.18				
46	12	9.12	8.87	8.42				
48	12	9.32	9.07	8.6				
50	12	9.54	9.29	8.81				
52	12	9.74	9.49	8.99				
54	12	9.91	9.66	9.15				
56	12	10.06	9.82	9.28				
58	12	10.21	9.98	9.42				
60	12	10.34	10.11	9.55				
62	12	10.47	10.24	9.67				

## 3.5 Analog

## 3.5.1 ADC electrical specifications

## 3.5.1.1 16-bit ADC operating conditions


Table 48. 16-bit ADC operating conditions

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
V <sub>DD_ANA</sub>	Supply voltage	1.71	_	3.6	V	
$\Delta V_{DD\_ANA}$	Supply voltage delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DD_ANA</sub> )	-0.1	0	+0.1	mV	2
ΔV <sub>SS_ANA</sub>	Ground voltage delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SS_ANA</sub> )	-0.1	0	+0.1	mV	2
V <sub>REFH</sub>	ADC reference voltage high	0.99	V <sub>DD_ANA</sub>	V <sub>DD_ANA</sub>	V	
V <sub>REFL</sub>	ADC reference voltage low	V <sub>SS_ANA</sub>	V <sub>SS_ANA</sub>	V <sub>SS_ANA</sub>	V	3
V <sub>ADIN</sub>	Input voltage	V <sub>REFL</sub>	_	V <sub>REFH</sub>	V	3, 4,5

Table 48. 16-bit ADC operating conditions (continued)

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
f <sub>ADCK</sub>	ADC input clock frequency  • Low-power mode (PWRSEL=00)	6	_	20	MHz	
	High-speed 16b mode (PWRSEL = 10)	6	_	48	MHz	
	High-speed 12b mode (PWRSEL = 10)	6	_	60	MHz	
C <sub>ADIN</sub>	Input capacitance	_	3.7	4.63	pF	
C <sub>p</sub>	Parasitic Cap of pad /package	_	2	3	pF	
R <sub>AS</sub>	Analog source resistance (external)	_	_	5	kΩ	6
R <sub>ADIN</sub>	High-speed dedicated input channel (CH0:3)				kΩ	7,8
	— V <sub>DD_ANA</sub> ≥ 1.71 V	_	0.95	1.7		
	— V <sub>DD_ANA</sub> ≥ 2.1 V	_	0.95	1.6		
	— V <sub>DD_ANA</sub> ≥ 2.5 V	_	0.95	1.4		
	Standard external input channel (Ch4:7)					
	— V <sub>DD_ANA</sub> ≥ 1.71 V	_	1.35	3.25		
	— V <sub>DD_ANA</sub> ≥ 2.1 V	_	1.35	2.15		
	— V <sub>DD_ANA</sub> ≥ 2.5 V	_	1.35	1.75		
	Standard muxed input channel (Ch4:11)					
	— V <sub>DD_ANA</sub> ≥ 1.71 V	_	1.65	7.25		
	— V <sub>DD_ANA</sub> ≥ 2.1 V	_	1.65	3.05		
	— V <sub>DD_ANA</sub> ≥ 2.5 V	_	1.65	2.35		

- 1. Typical values assume V<sub>DD\_ANA</sub>= 3.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 24 MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. DC potential difference.
- 3. For devices that do not have a dedicated VREFL and VSS\_ANA pins, VREFL and VSS\_ANA are tied to VSS internally.
- 4. If V<sub>REFH</sub> is less than V<sub>DD\_ANA</sub>, then voltage inputs greater than V<sub>REFH</sub> but less than V<sub>DD\_ANA</sub> are allowed but result in a full scale conversion result
- 5. ADC selected inputs and unselected dedicated inputs must not exceed V<sub>DD\_ANA</sub> during an ADC conversion. Unselected muxed inputs may exceed V<sub>DD\_ANA</sub> but must not exceed the IO supply associated with the inputs (VDD\_IO\_X) when a conversion is in progress. If an ADC input may exceed these levels, then a minimum of 1 K series resistance must be used between the source and the ADC input pin.
- 6. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible.
- 7. There are several types of ADC inputs. To see which channels correspond to which type of ADC inputs, see channel index map in reference manual
- 8. If the input come through a mux in the IO pad, add the IO Mux Resistance Adder value to the resistance for the channel type



## 3.5.1.2 16-bit ADC electrical characteristics

Table 49. 16-bit ADC characteristics (VREFH = VDD\_ANA, VREFL = VSS\_ANA)

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
I <sub>DDA</sub>	Supply current					2
	PWREN=0, Conversions triggered at 1 kS/s	_	2.2	_	μA	
	PWREN=1, No Conversions	_	160	215	μA	
	Low-power, single-ended mode, 6 MHz	_	340	440	μA	
	Low-power, or dual-SE mode, 6 MHz	_	500	640	μA	
	Low-power, single-ended mode, 24 MHz	_	415	530	μA	
	Low-power, or dual-SE mode, 24 MHz	_	580	750	μΑ	
	High-speed, single-ended mode, 48 MHz	_	940	1200	μA	
	High-speed, or dual-SE mode, 48 MHz	_	1500	1950	μΑ	
I <sub>TS</sub>	Temp Sensor Current Adder	_	40	50	μA	
C <sub>SMP</sub>	ADC Sample cycles	3.5	_	131.5	cycles	3
C <sub>CONV</sub>	ADC conversion cycles	24	_	152	cycles	
C <sub>RATE</sub>	ADC conversion rate	_	_	0.857	MS/s	4

Table 49. 16-bit ADC characteristics (VREFH = VDD\_ANA, VREFL = VSS\_ANA) (continued)

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
	Low-power mode	_	_	2		
	High-speed mode (16-bits)	_	_	3.16		
	High-speed mode (12-bits)					
T <sub>SMP_REQ</sub>	Required Sample Time	See equation	_	_	ns	5
T <sub>AZ_REQ</sub>	Required Auto-zero Time	291.7	_	_	ns	5
	Low-power mode	72.9		_		
	High-power mode (16-bits)	58.3				
	High-power mode (12-bits)	36.3	_			
T <sub>SMP</sub>	Sample Time External inputs	See equation	_	_	ns	5
T <sub>SMP_INT</sub>	Internal channel sample time	1.5	_	_	μs	6
DNL	Differential non-linearity	_	±0.7	+1.4/–0.95	LSB <sup>7</sup>	8
INL	Integral non-linearity	_	±2.0	+4.0/–2.0	LSB <sup>7</sup>	8
Z <sub>SE</sub>	Zero-scale error (V <sub>ADIN</sub> = V <sub>REFL</sub> )	_	±1.0	±2.0	LSB <sup>7</sup>	8
F <sub>SE</sub>	Full-scale error (V <sub>ADIN</sub> =V <sub>REFH</sub> )	_	±2.0	+2.0/–8.0	LSB <sup>7</sup>	8
TUE	Total unadjusted error	_	±4.0	±10.0	LSB <sup>7</sup>	8
ENOB	Effective number of bits					8,9
	Differential mode	10.7	40.5		bits	
	— 0.5 MS/s	12.7	13.5	_		
	— 2 MS/s	12.0	12.7	_		
	Single-ended mode					
	— 0.5 MS/s	12.4	13.1	-		
	— 2 MS/s	11.5	12.2			
SINAD	Signal-to-noise plus distortion					8,9
	Differential mode	90	90		dB	
	— 0.5 MS/s	80	86	_		
	— 2 MS/s	75	79	-		
	Single-ended mode	77	81			
	— 0.5 MS/s			_		
	— 2 MS/s	71	75	_		
THD	Total harmonic distortion	85	92	_	dB	8,10
SFDR	Spurious free dynamic range	86	94	_	dB	8,10

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
T <sub>SU</sub>	ADC/VREF start-up time	5	_	_	μs	11
E <sub>IL</sub>	Input leakage error	_	I <sub>lkg</sub> × R <sub>AS</sub>	_	mV	12
E <sub>TS</sub>	Temperature sensor error  • T=-40 °C to 105 °C  • T=-40 °C to 125 °C		±1 ±1.5	±3 ±4	°C	13

- Typical values assume V<sub>DD\_ANA</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 24 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- 2. The ADC supply current depends on the ADC conversion clock speed, conversion rate and power mode. Typical value show is at 6 MHz, 24 MHz, and 48 MHz. For lowest power operation, PWRSEL should be set to 00.
- 3. Must meet minimum TSMP requirement.
- 4. Maximum conversion rate for high-speed mode is with F<sub>ADCK</sub> = 48 MHz. Maximum conversion rate for low-power mode is F<sub>ADCK</sub> = 24 MHz and 7.5 sample cycles (to meet the minimum auto-zero time requirement).
- 5. Required sample time is dictated by external components R<sub>AS</sub>, C<sub>AS</sub>, internal components R<sub>ADIN</sub>, C<sub>ADIN</sub>, C<sub>P</sub>, and desired sample accuracy in bits. Calculated it with formula: T<sub>SMP\_REQ</sub> = B\*IN(2)\*[R<sub>AS</sub>\*(C<sub>AS</sub>\*C<sub>P</sub>)+ (R<sub>AS</sub> + R<sub>ADIN</sub>)\* C<sub>ADIN(typ)</sub>. Required auto-zero time is for ADC comparator offset cancellation. The chosen sample time should be no less than maximum of the two: T<sub>SMP</sub> = max(T<sub>SMP REQ</sub>,T<sub>AZ REQ</sub>).
- 6. Internal channel inputs are those that do not come from external source (temperature sensor, bandgap).
- 7. 1 LSB =  $(V_{REFH} V_{REFL})/2^N$  (N=14 bits), for 16-bit specifications, multiply by 4.
- 8. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DD\_ANA}$  and using a high-speed dedicated input channel.
- 9. Dynamic results assume F<sub>in</sub> = 1 kHz sinewave, AVGS = 0 for 2 MS/s, AVGS = 4 for 0.5 MS/s.
- 10. Dynamic results assume F<sub>in</sub> = 1 kHz sinewave, no averaging.
- 11. Set the power up delay (PUDLY) according to the ADC start-up time if PWREN=0.
- 12. I<sub>lkg</sub> = leakage current (Refer to pin leakage specification in the packaged device's voltage and current operating ratings).
- 13. The temperature sensor can be calibrated to a ± 0.5% precision after board assembly by using a 3 temperature calibration flow with accurate ± 0.15 % temperature chamber.

#### 3.5.2 CMP and 8-bit DAC electrical specifications

Table 50. Comparator and 8-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
VDD_IO_A BC	Supply voltage	1.71	_	3.6	V	
VREFH	8-bit DAC reference voltage high	0.97	_	VDD_IO_A BC	V	
I <sub>DD_</sub> CMP	<ul> <li>Supply current</li> <li>High-speed mode (EN=1, HPMD=1)</li> <li>Normal mode (EN=1, HPMD=0, NPMD=0)</li> <li>Nano mode (EN=1, HPMD=0, NPMD=1)</li> </ul>	_ _ _	200 10 400	_ _ _	μΑ μΑ nA	
V <sub>AIN</sub>	Analog input voltage	VSS_ANA	_	VDD_ANA	V	1
V <sub>AIO</sub>	Analog input offset voltage  • High-speed mode  • Normal mode	_	_	20	mV mV	
		_	_	20	IIIV	

Table 50. Comparator and 8-bit DAC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Nano mode	_	_	40	mV	
$V_{H}$	Analog comparator hysteresis  • CR0[HYSTCTR] = 00	_	0	_	mV	2
	• CR0[HYSTCTR] = 01	_	10	_	mV	
	• CR0[HYSTCTR] = 10	<u> </u>	20	_	mV	
	• CR0[HYSTCTR] = 11	_	30	_	mV	
t <sub>D</sub>	Propagation delay					3
	High-speed mode, 100 mV overdrive, power     1.71 V	_	_	25	ns	
	High-speed mode, 30 mV overdrive, power     1.71 V	_	_	50	ns	
	Normal mode, 30 mV overdrive, power >     1.71 V	_	_	600	ns	
	Nano mode, 30 mV overdrive, power > 1.71     V	_	_	5	μs	
t <sub>init</sub>	Analog comparator initialization delay	_	_	40	μs	4
I <sub>DAC8b</sub>	8-bit DAC current adder (enabled)		40			
	High-power mode (EN=1, PMODE=1)	_	10	_	μΑ	
	Low-power mode (EN=1, PMODE=0)	_	1	_	μΑ	
INL	8-bit DAC integral non-linearity				LSB	5
	Low/High power mode, supply power > 1.71     V	-1.0	_	+1.0		
DNL	8-bit DAC differential non-linearity				LSB	5
	Low/High power mode, power > 1.71 V	-1.0	_	+1.0		

- 1. For devices that do not have a dedicated VSS\_ANA pin, VSS\_ANA is tied to VSS internally.
- 2. Typical hysteresis is measured with input voltage range limited to 0.6 to VDD ANA-0.6 V.
- 3. Overdrive does not include input offset voltage or hysteresis.
- 4. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP\_DACCR[DACEN], CMP\_DACCR[VRSEL], CMP\_DACCR[VOSEL], CMP\_MUXCR[PSEL], and CMP\_MUXCR[MSEL]), and the comparator output settling to a stable level.
- 5. 1 LSB = V<sub>reference</sub>/256.

## Typical hysteresis




Figure 13. Typical hysteresis vs. Vin level (VDD = 3.3 V, HPMD = 1)





Figure 14. Typical hysteresis vs. Vin level (VDD = 3.3 V, HPMD = 0, NPMD = 0)



## 3.5.3 Voltage reference electrical specifications

Table 51. VREF operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
VDD_ANA	Supply voltage	1.71	3.0	3.6	V	
C <sub>L</sub>	Output load capacitance	130	220	470	nF	1

<sup>1.</sup> C<sub>L</sub> must be connected to VREFO if the VREFO functionality is being used for either an internal or external reference.

Table 52. VREF operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes				
	1.0 V low-power reference voltage									
V <sub>vrefo_lpbg</sub>	Voltage reference output 1.0 V - LP bandgap	1.0	_	1.1	V	1				
I <sub>q_lpbg</sub>	Quiescent current - LP bandgap	_	16	_	μA					
I <sub>out_lpbg</sub>	Output current - LP bandgap	_	10	_	μA					
t <sub>st_lpbg</sub>	Start-up time - LP bandgap	_	6	20	μs					
ΔV/	Voltage variation - LP bandgap	_	±5	_	%					
V <sub>refo_lpbg</sub>										
	High precision re	eference volt	age							
V <sub>vrefo</sub>	Voltage reference output 2.0 V	1.0	_	2.1	V	2,1				
V <sub>step</sub>	Fine trim step	_	0.5 x V <sub>refo</sub>	_	mV					
Iq	Quiescent current	_	750	_	μA					

Table 52. VREF operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>out</sub>	Output current	±1	_	_	mA	
t <sub>st_lpbg</sub>	Start-up time	_	_	400	μs	
$\Delta V_{LOAD}$	Load regulation	_	100	200	μV/mA	3
V <sub>acc</sub>	Absolute voltage accuracy (room temp)	_	±1.5	±6.5	mV	
V <sub>dev</sub>	Voltage deviation over temperature	_	15	_	ppm/°C	

- 1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.
- 2. V<sub>vrefo</sub> max is also ≤ VDD\_ANA 600 mV.
- 3. Load regulation voltage is the difference between the VREFO voltage with no load vs. voltage with defined load.

#### 3.6 Timers

See General switching specifications.

#### 3.7 Communication interfaces

#### **3.7.1 LPUART**

See General switching specifications.

### 3.7.2 LPSPI switching specifications


The Low Power Serial Peripheral Interface (LPSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes.

Table 53. LPSPI master mode timing

Symbol	Description	Min.	Max.	Unit	Notes
LP1	Frequency of operation • LPSPI0	_	12 24	MHz MHz	1
	• LPSPI1		24	1411 12	
LP2	SPSCK period	2 x t <sub>periph</sub>	2048 x t <sub>periph</sub>	ns	2
LP3	Enable lead time	1/2	_	t <sub>periph</sub>	2
LP4	Enable lag time	1/2	_	t <sub>periph</sub>	2
LP5	Clock (SPSCK) high or low time	t <sub>SPSCK</sub> /2 - 3	t <sub>SPSCK</sub> /2	ns	_
LP6	Data setup time (inputs)	8	_	ns	_
LP7	Data hold time (inputs)	0	_	ns	_
LP8	Data valid (after SPSCK edge)		6	ns	
LP9	Data hold time (outputs)	2	_	ns	_


<sup>1.</sup> The frequency of operation is also limited to a minimum of  $f_{periph}/2048$  and a max of  $f_{periph}/2$ , where  $f_{periph}$  is the LPSPI peripheral functional clock.

<sup>2.</sup>  $t_{periph} = 1/f_{periph}$ .



- 1. If configured as an output.
  2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 16. LPSPI master mode timing (CPHA = 0)



- 1.If configured as output
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 17. LPSPI master mode timing (CPHA = 1)


Table 54. LPSPI slave mode timing


Symbol	Description	Min.	Max.	Unit	Notes
LP1	Frequency of operation  • LPSPI0-LPSPI1	_	12	MHz	1
LP2	SPSCK period	4 x t <sub>periph</sub>	2048 x t <sub>periph</sub>	ns	2

Table 54. LPSPI slave mode timing (continued)

Symbol	Description	Min.	Max.	Unit	Notes
LP3	Enable lead time	1	_	t <sub>periph</sub>	2
LP4	Enable lag time	1	_	t <sub>periph</sub>	2
LP5	Clock (SPSCK) high or low time	t <sub>SPSCK</sub> /2 - 5	t <sub>SPSCK</sub> /2	ns	_
LP6	Data setup time (inputs)	8	_	ns	_
LP7	Data hold time (inputs)	1	_	ns	_
LP8	Slave access time	_	t <sub>periph</sub>	ns	2,3
LP9	Slave MISO disable time	_	t <sub>periph</sub>	ns	2,4
LP10	Data valid (after SPSCK edge)	_	28	ns	_
LP11	Data hold time (outputs)	1	_	ns	_

- 1. The frequency of operation is also limited to a minimum of f<sub>periph</sub>/2048 and a max of f<sub>periph</sub>/4, where f<sub>periph</sub> is the LPSPI peripheral functional clock.
- $t_{periph}$  = 1/f<sub>periph</sub>. Time to data active from high-impedance stat.
- 4. Hold time to high-impedance state.





## 3.7.3 Inter-Integrated Circuit Interface (I<sup>2</sup>C) specifications

Table 55. I <sup>2</sup>C timing

Characteristic	Symbol	Standa	rd Mode	Fast	Mode	Unit
		Min.	Max.	Min.	Max.	
SCL Clock Frequency	f <sub>SCL</sub>	0	100	0	400	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	4	_	0.6	_	μs
LOW period of the SCL clock	t <sub>LOW</sub>	4.7	_	1.25	_	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	4	_	0.6	_	μs
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	4.7	_	0.6	_	μs
Data hold time for I <sup>2</sup> C bus devices	t <sub>HD</sub> ; DAT	01,2	3.45 <sup>3</sup>	04,2	0.9 <sup>1</sup>	μs
Data set-up time	t <sub>SU</sub> ; DAT	250 <sup>5</sup>	_	100 <sup>3,6</sup>	_	ns
Rise time of SDA and SCL signals	t <sub>r</sub>	_	1000	20 +0.1C <sub>b</sub> <sup>7</sup>	300	ns
Fall time of SDA and SCL signals	t <sub>f</sub>	_	300	20 +0.1C <sub>b</sub> <sup>6</sup>	300	ns
Set-up time for STOP condition	t <sub>SU</sub> ; STO	4	_	0.6	_	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	4.7	_	1.3	_	μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	N/A	N/A	0	50	ns

<sup>1.</sup> The master mode I<sup>2</sup>C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL lines.

- 2. A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the VIH(min) of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- 3. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.
- 4. Input signal Slew = 10 ns and Output Load = 50 pF
- 5. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- 6. A Fast mode  $I^2C$  bus device can be used in a Standard mode  $I^2C$  bus system, but the requirement  $t_{SU; DAT} \ge 250$  ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line  $t_{rmax} + t_{SU; DAT} = 1000 + 250 = 1250$  ns (according to the Standard mode  $I^2C$  bus specification) before the SCL line is released.
- 7. C<sub>b</sub> = total capacitance of the one bus line in pF.

Table 56. I <sup>2</sup>C 1 Mbps timing

Characteristic	Symbol	Min.	Max.	Unit
SCL Clock Frequency	f <sub>SCL</sub>	0	1	MHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	0.26	_	μs
LOW period of the SCL clock	t <sub>LOW</sub>	0.5	_	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	0.26	_	μs
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	0.26	_	μs
Data hold time for I <sup>2</sup> C bus devices	t <sub>HD</sub> ; DAT	0	_	μs
Data set-up time	t <sub>SU</sub> ; DAT	50	_	ns
Rise time of SDA and SCL signals	t <sub>r</sub>	20 +0.1C <sub>b</sub> <sup>1</sup>	120	ns
Fall time of SDA and SCL signals	t <sub>f</sub>	20 +0.1C <sub>b</sub> <sup>1</sup>	120	ns
Set-up time for STOP condition	t <sub>SU</sub> ; STO	0.26	_	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	0.5	_	μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	0	50	ns

<sup>1.</sup>  $C_b$  = total capacitance of the one bus line in pF. The max Cb value is 50 pF.


Table 57. I2C HS mode timing<sup>1</sup>

Parameter	Symbol	Min	Max	Units
SCL Clock Frequency	f <sub>SCL</sub>	0	3.4	MHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	0.26	_	μs
LOW period of the SCL clock	t <sub>LOW</sub>	0.5	_	μs
High period of the SCL clock	t <sub>HIGH</sub>	0.26	_	μs
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	0.26	_	μs
Data hold time for I2C bus devices	t <sub>HD</sub> ; DAT	0 <sup>2</sup>	_	μs
Data setup time	t <sub>SU</sub> ; DAT	34	_	ns
Rise time of SDA and SCL signals	t <sub>r</sub>	20 +0.1Cb <sup>3</sup>	120	ns

Table 57. I2C HS mode timing<sup>1</sup> (continued)

Fall time of SDA and SCL signals	t <sub>f</sub>	20 +0.1Cb <sup>3</sup>	120	ns
Setup time for STOP condition	t <sub>SU</sub> ; STO	0.26	_	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	0.5	_	μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	0	50	ns

- 1. Only PTB4/5, PTA18/19, PTC0/1, PTC4/5 pin can support Fast+ (3 MHz) mode.
- A device must internally provide a data hold time to bridge the undefined part between VIH and VIL of the falling edge of the SCLH signal. An input circuit with a threshold as low as possible for the falling edge of the SCLH signal minimizes this hold time.
- 3. Cb = total capacitance of the one bus line in pF. The max Cb value is 50 pF.



## 3.7.4 Improved Inter-Integrated Circuit Interface (MIPI-I3C) specifications

Unless otherwise specified, MIPI-I3C specifications are timed to/from the  $V_{IH}$  and/or  $V_{IL}$  signal points.

Table 58. MIPI-I3C specifications when communicating with legacy I2C devices

Symbol	Characteristic	400 kHz/F	400 kHz/Fast mode		ast+ mode	Unit
		Min.	Max.	Min.	Max.	
f <sub>SCL</sub>	SCL Clock Frequency	0	0.4	0	1.0	MHz
t <sub>SU_STA</sub>	Set-up time for a repeated START condition	600	_	260	_	ns
t <sub>HD_STA</sub>	Hold time (repeated START condition)	600	_	260	_	ns
t <sub>LOW</sub>	LOW period of the SCL clock	1300	_	500	_	ns
t <sub>HIGH</sub>	HIGH period of the SCL clock	600	_	260	_	ns
t <sub>SU_DAT</sub>	Data set-up time	100	_	50	_	ns
t <sub>HD_DAT</sub>	Data hold time for I <sup>2</sup> C bus devices	0	_	0	_	ns
t <sub>f</sub>	Fall time of SDA and SCL signals	20 + 0.1C <sub>b</sub> <sup>1</sup>	300	20 + 0.1C <sub>b</sub> <sup>1</sup>	120	ns
t <sub>r</sub>	Rise time of SDA and SCL signals	20 + 0.1C <sub>b</sub> <sup>1</sup>	300	20 + 0.1C <sub>b</sub> <sup>1</sup>	120	ns
t <sub>SU_STO</sub>	Set-up time for STOP condition	600	_	260	_	ns

Table 58. MIPI-I3C specifications when communicating with legacy I<sup>2</sup>C devices (continued)

Symbol	Characteristic	400 kHz/Fast mode		1 MHz/ Fast+ mode		Unit
		Min.	Max.	Min.	Max.	
t <sub>BUF</sub>	Bus free time between STOP and START condition	1.3	_	0.5	_	μs
t <sub>SP</sub>	Pulse width of spikes that must be suppressed by the input filter	0	50	0	50	ns

<sup>1.</sup>  $C_b$  = total capacitance of the one bus line in pF.

Table 59. MIPI-I3C open drain mode specifications

Symbol	Characteristic	Min.	Max.	Unit	Notes
t <sub>LOW_OD</sub>	LOW period of the SCL clock	200	_	ns	
t <sub>DIG_OD_L</sub>		t <sub>LOW_OD</sub> + t <sub>fDA_OD</sub> (min)	_	ns	
t <sub>HIGH</sub>	HIGH period of the SCL clock	t <sub>CF</sub>	12	ns	
t <sub>fDA_OD</sub>	Fall time of SDA signal	20 +0.1C <sub>b</sub>	120	ns	1
t <sub>SU_OD</sub>	Data set-up time during open drain mode	3	_	ns	
t <sub>CAS</sub>	Clock after START (S) Condition  • ENTAS0  • ENTAS1  • ENTAS2  • ENTAS3	38.4 n 38.4 n 38.4 n 38.4 n	1 μ 100 μ 2 m 50 m	s s s	
t <sub>CBP</sub>	Clock before STOP (P) condition	t <sub>CAS</sub> (min)/2	_	ns	
t <sub>MMOverlap</sub>	Current master to secondary master overlap time during handoff	t <sub>DIG_OD_L</sub>	_	ns	
t <sub>AVAL</sub>	Bus available condition	1	_	μs	
t <sub>IDLE</sub>	Bus idle condition	1	_	ms	
t <sub>MMLock</sub>	Time internal where new master not driving SDA low	t <sub>AVAL</sub>	_	μs	

<sup>1.</sup>  $C_b$  = total capacitance of the one bus line in pF.

Table 60. MIPI-I3C push-pull specifications for SDR and HDR-DDR modes

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
f <sub>SCL</sub>	SCL Clock Frequency	0.01	_	12.5	MHz	
t <sub>LOW</sub>	LOW period of the SCL clock	24	_	_	ns	
t <sub>DIG_L</sub>		32	_	_	ns	
t <sub>HIGH_MIXE</sub>	HIGH period of the SCL clock for a mixed bus	24	_	_	ns	

Table 60. MIPI-I3C push-pull specifications for SDR and HDR-DDR modes (continued)

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
t <sub>DIG_H_MIXE</sub>		32	_	45	ns	1
t <sub>HIGH</sub>	HIGH period of the SCL clock	24	_	_	ns	
t <sub>DIG_H</sub>		32	_	_	ns	
tSCO	Clock in to data out for slave					
	Load capacitance = 50 pF	_	_	38	ns	
	Load capacitance = 25 pF	_	_	36	ns	
	Load capacitance = 15 pF	_	_	35	ns	
	Load capacitance = 1 pF	_	_	33	ns	
t <sub>CR</sub>	SCL clock rise time	_	_	150 x 1/ f <sub>SCL</sub> (capped at 60)	ns	
t <sub>CF</sub>	SCL clock fall time	_	_	150 x 1/ f <sub>SCL</sub> (capped at 60)	ns	
t <sub>HD_PP</sub>	SDA signal data hold  • Master mode	t <sub>CR</sub> + 3 and t <sub>CF</sub> + 3		_	ns	
	Slave mode	0				
t <sub>SU_PP</sub>	SDA signal setup	3	_	_	ns	
t <sub>CASr</sub>	Clock after repeated START (Sr)	t <sub>CAS</sub> (min)	_	_	ns	
t <sub>CBSr</sub>	Clock before repeated START (Sr)	t <sub>CAS</sub> (min)/2	_	_	ns	
C <sub>b</sub>	Capacitive load per bus line	_	_	50	pF	

<sup>1.</sup> When communicating with an I3C Device on a mixed Bus, the t<sub>DIG\_H\_MIXED</sub> period must be constrained in order to make sure that I<sup>2</sup>C devices do not interpret I3C signaling as valid I<sup>2</sup>C signaling.






Figure 21. I3C legacy mode timing





### 3.7.5 CAN switching specifications

See General switching specifications.

## 3.8 Human Machine Interface (HMI) modules

## 3.8.1 General Purpose Input/Output (GPIO)

See General switching specifications.

## 3.8.2 Flexible IO controller (FlexIO)

Table 61. FlexIO Timing Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
t <sub>ODS</sub>	Output delay skew between any two FlexIO_Dx pins configured as outputs that toggle on same internal clock cycle	0	_	10	ns	1

Table continues on the next page...

Data Sheet: Technical Data

Table 61. FlexIO Timing Specifications (continued)

Symbol	Description	Min	Тур	Max	Unit	Notes
t <sub>IDS</sub>	Input delay skew between any two FlexIO_Dx pins configured as inputs that are sampled on the same internal clock cycle	0	_	10	ns	1

<sup>1.</sup> Assumes pins muxed on same VDD\_IO domain with same load

# 4 Package dimensions

## 4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to nxp.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number					
40-pin HVQFN	SOT618-13(DD)					
48-pin QFN	SOT619-17(D)					

## 5 Pinout

### 5.1 Pinout Table

48H VQ FN	40H VQ FN	Pin Name	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9	ALT1 0	ALT1 1	Wake up
2	1	PTB4		PTB4	LPSPI 1_PC S3	LPUA RT1_ CTS_ b	LPI2C 1_SD A	I3C0_ SDA	TRG MUX0 _IN0			FLEXI O0_D 30			WUU 0_P15
3	2	PTB5		PTB5	LPSPI 1_PC S2	LPUA RT1_ RTS_ b	LPI2C 1_SC L	I3C0_ SCL	TRG MUX0 _OUT 0			FLEXI O0_D 31			
4	3	VDD_I O_AB C	VDD_I O_AB C												
5	4	SWIT CH_W AKEU P_B	SWIT CH_W AKEU P_B												
6	5	VDD_ SWIT CH	VDD_ SWIT CH												

## Table continued from the previous page...

48H VQ FN	40H VQ FN	Pin Name	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9	ALT1 0	ALT1 1	Wake
7	6	VOUT _SWI TCH	VOUT _SWI TCH												
8	7	PTA0		PTA0	CMP0 _OUT	LPUA RT0_ CTS_ b	RF_G PO_1 1 <sup>1</sup>	TPM0 _CH4	FLEXI O0_D 0	SWD_ DIO					WUU 0_P0
9	8	PTA1		PTA1	CMP1 _OUT	LPUA RT0_ RTS_ b	RF_G PO_1 0 <sup>1</sup>	TPM0 _CH5	FLEXI O0_D 1	SWD_ CLK					
10	9	PTA4	ADC0 _A10/ CMP0 _IN0	PTA4		RF_G PO_9 1	TPM0 _CLKI N	TRAC E_SW O	FLEXI O0_D 4	BOOT _CON FIG					WUU 0_P2/ RF_X TAL_ OUT_ ENAB LE <sup>1</sup>
11		PTA1 6	ADC0 _A12	PTA1 6	LPSPI 0_PC S0	EWM 0_OU T_b	LPI2C 0_SC LS	TPM0 _CH4	LPUA RT0_ RX	RF_G PO_8 1		FLEXI O0_D 5			RF_N OT_A LLOW ED <sup>1</sup>
12	10	PTA1 7	ADC0 _A13	PTA1 7	LPSPI 0_SIN	EWM 0_IN	LPI2C 0_SD AS	TPM0 _CH5	LPUA RT0_ TX	RF_G PO_7 1	RF_G PO_8 1	FLEXI O0_D 6		RF_E XT_X TAL_ REQU EST/ RF_G PO_7	WUU 0_P3/ RF_N OT_A LLOW ED <sup>1</sup>
13	11	PTA1 8	CMP1 _IN1	PTA1 8	LPSPI 0_SO UT	LPUA RT0_ CTS_ b	LPI2C 0_SD A	TPM0 _CH3	RF_G PO_0 1				LPUA RT0_ RX	SPC0 _LPR EQ	
14	12	PTA1 9	CMP1 _IN0/	PTA1 9	LPSPI 0_SC K	LPUA RTO_ RTS_ b	LPI2C 0_SC L	TPM0 _CH2	RF_G PO_1						WUU 0_P4
15	13	VDD_ LDO_ CORE	VDD_ LDO_ CORE												

#### Table continued from the previous page...

48H VQ FN	40H VQ FN	Pin Name	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9	ALT1 0	ALT1 1	Wake
16	14	VOUT _COR E/ VDD_ CORE	VOUT _COR E/ VDD_ CORE												
17	15	PTA2 0	ADC0 _A14/ CMP0 _IN3	PTA2 0	LPSPI 0_PC S2	LPUA RT0_ TX	EWM 0_IN	TPM0 _CH1	RF_G PO_2 1		FLEXI O0_D 7				
18	16	PTA2 1	ADC0 _A15/ CMP0 _IN2	PTA2 1	LPSPI 0_PC S3	LPUA RT0_ RX	EWM 0_OU T_b	TPM0 _CH0	RF_G PO_3	RF_G PO_7	FLEXI O0_D 8	RF_G PO_1 0 <sup>1</sup>			WUU 0_P5
19	17	VSS_ DCDC	VSS_ DCDC												
20	18	DCDC _LX	DCDC _LX												
21	19	VDD_I O_D/ VDD_ DCDC	VDD_I O_D/ VDD_ DCDC												
22	20	VOUT _SYS/ VDD_ SYS	VOUT _SYS/ VDD_ SYS												
23	21	PTD0	ADC0 _A5	PTD0		RESE T_b									
24		PTD1	ADC0 _B5	PTD1	SPC0 _LPR EQ	NMI_b	RF_G PO_4 1								
25		PTD2	ADC0 _A6	PTD2	LPTM R0_A LT3	TAMP ER0	RF_G PO_5								
26		PTD3	ADC0 _B6	PTD3	LPTM R1_A LT3	TAMP ER1	RF_G PO_6		TRG MUX0 _IN2						
27	22	PTD4	XTAL 32K	PTD4	LPTM R0_A LT2	TAMP ER2									

#### Table continued from the previous page...

48H VQ FN	40H VQ FN	Pin Name	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9	ALT1 0	ALT1 1	Wake up
28	23	PTD5	EXTA L32K	PTD5	LPTM R1_A LT2										
29	24	VDD_ ANA	VDD_ ANA												
30	25	VREF O	VREF O												
49	41	VREF L <sup>2</sup>	VREF L												
31		XTAL _OUT	XTAL _OUT												
32	26	XTAL	XTAL												
33	27	EXTA L	EXTA L												
34	28	VDD_ RF	VDD_ RF												
35	29	ANT_ 2P4G HZ <sup>1,3</sup>	ANT_ 2P4G HZ <sup>1</sup>												
36	30	VPA_ 2P4G HZ <sup>1,3</sup>	VPA_ 2P4G HZ <sup>1</sup>												
37		PTC0		PTC0	LPSPI 1_PC S2	CAN0 _TX <sup>4</sup>	I3C0_ SDA	TPM1 _CH0		LPI2C 1_SC L		FLEXI O0_D 16			WUU 0_P7
38		PTC1		PTC1	LPSPI 1_PC S3	CAN0 _RX <sup>4</sup>	I3C0_ SCL	TPM1 _CH1		LPI2C 1_SD A		FLEXI O0_D 17			WUU 0_P8
39	31	PTC2		PTC2	LPSPI 1_SO UT	LPUA RT1_ RX	LPI2C 1_SC LS	TPM1 _CH2		I3C0_ PUR		FLEXI O0_D 18			WUU 0_P9
40	32	PTC3		PTC3	LPSPI 1_SC K	LPUA RT1_ TX	LPI2C 1_SD AS	TPM1 _CH3				FLEXI O0_D 19			
41	33	VDD_ CORE	VDD_ CORE												
42	34	PTC4		PTC4	LPSPI 1_SIN	1	LPI2C 1_SC L		TPM2 _CH0			FLEXI O0_D 20			WUU 0_P10

#### Table continued from the previous page...

48H VQ FN	40H VQ FN	Pin Name	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9	ALT1 0	ALT1 1	Wake up
43	35	PTC5		PTC5	LPSPI 1_PC S0	CAN0 _RX <sup>4</sup>	LPI2C 1_SD A	TPM1 _CH4	TPM2 _CH1			FLEXI O0_D 21			
44	5	PTC6	ADC0 _A8	PTC6	LPSPI 1_PC S1			TPM1 _CH5				FLEXI O0_D 22			WUU 0_P11
45	36	PTC7		PTC7	TRG MUX0 _IN3	TRG MUX0 _OUT 3	SFA0 _CLK	TPM1 _CLKI N	TPM2 _CLKI N <sup>1</sup>	CLKO UT		FLEXI O0_D 23			WUU 0_P12 / NMI_ b/ RF_N OT_A LLOW ED <sup>1</sup>
46	37	РТВ0	ADC0 _B10	РТВ0	LPSPI 1_PC S0			TPM1 _CH0				FLEXI O0_D 26			WUU 0_P13
47	38	PTB1	ADC0 _B11	PTB1	LPSPI 1_SIN			TPM1 _CH1				FLEXI O0_D 27			
48	39	PTB2	ADC0 _B12	PTB2	LPSPI 1_SC K	LPUA RT1_ TX		TPM1 _CH2				FLEXI O0_D 28			
1	40	PTB3	ADC0 _B13	РТВ3	LPSPI 1_SO UT	LPUA RT1_ RX		TPM1 _CH3				FLEXI O0_D 29			WUU 0_P14
49	41	VSS	vss												

- 1. This signal is not available for the parts without Radio modules.
- 2. VREF shorts to VSS.
- 3. For the parts that have no radio modules, this pin is not connected.
- 4. This signal is not available for the parts without CAN module.
- 5. PTC6\_WUU0\_P11 pin signal available only as a wake up source for FlexCAN module on signal CAN0\_RX from pin PTC5. Other configuration on PTC6 shall not be used.

#### 5.2 Recommended connection for unused analog and digital pins

Table 62 shows the recommended connections for pins if those pins are not used in the customer's application

Table 62. Recommended connection for unused interfaces

Pin Type	Pin Function	Recommendation	Comments		
Power	VDD_LDO_CORE	Connect to VOUT_CORE and VSS	When the LDO is not used, the input and output should be connected together and tied to ground through a 10 k $\Omega$ resistor. The regulator should also be disabled in software.		
Power	VOUT_CORE	Connect to VDD_LDO_CORE and VSS	When the LDO is not used, the input and output should be connected together and tied to ground through a 10 k $\Omega$ resistor. The regulator should also be disabled in software.		
Power	VOUT_SYS	Connect to VDD_IO_D	When the LDO is bypassed, the input and output should be connected together and tied to an external supply that shall not exceed the maximum input voltage for VDD_SYS. The regulator should also be disabled in software.		
Power	VDD_DCDC	Ground	When the DCDC is not used, the input should be tied to VSS through a 10 $k\Omega$ resistor.		
Power	DCDC_LX	Float			
Power	VDD_IO_D	Must be powered	VDD_IO_D is used to power parts of the system power controller (SPC) and must be powered to use the chip. If LDO_SYS is not being used, then tie VDD_IO_D to VOUT_SYS and supply power from an external source. The regulator should also be disabled in software.		
Power	VDD_SWITCH	Must be powered	Powers FRO16 and a portion of RAM.		
Power	VOUT_SWITCH	Float			
Power	VDD_IO_ABC	Must be powered	VDD_IO_ABC powers the mux logic for PORTA, PORTB and PORTC. It must be powered during POR. The recommendation is to keep it powered, but it can be connected to the output of the Smart Power Switch and be left floating in shelf storage mode.		
Power	VPA_2P4GHz	Float			
Power	VDD_ANA	Float			
Power	VREFH	Always connect to VDD_ANA potential	Always connect to VDD_ANA potential		
Power	VREFL	Always connect to VSS potential	Always connect to VSS potential		
Power	VSS_ANA	Always connect to VSS potential	Always connect to VSS potential		
Power	VREFO	220 nF capacitor	220 nF capacitor if VREF is used otherwise Float		
Power	VSS_DCDC	Always connect to VSS potential	Always connect to VSS potential		


Downloaded from Arrow.com.

Table 62. Recommended connection for unused interfaces (continued)


Pin Type	Pin Function	Recommendation	Comments
Power	VSS_RF	Always connect to VSS potential	Always connect to VSS potential
Analog/non-GPIO	ADC <i>n_x</i>	Float	
Analog/non-GPIO	VREFO	Float	Analog output - Float
Analog/non-GPIO	TAMPERx	Float	
Analog/non-GPIO	RTC_WAKEUP_B	Float	
Analog/non-GPIO	RTC_RTCCLKOUT	Float	
Analog/non-GPIO	EXTAL32K	Float	
Analog/non-GPIO	XTAL32K	Float	Analog output - Float
Analog/non-GPIO	EXTAL_32M	Float	
Analog/non-GPIO	XTAL_32M	Float	Analog output - Float
GPIO/Analog	PTx/CMP <i>n</i> _IN <i>x</i>	Float	Float (default is analog input)
GPIO/Digital	PTD1/NMI_b	$10k\Omega$ pullup or disable and float	Pull high or disable in PCR & FOPT and float
GPIO/Digital	PTx	Float	Float (default is disabled)
Digital/non-GPIO	SWITCH_WAKEUP_B	Float	Enable internal pull-up

# 5.3 Pinouts diagram

The below figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.



Downloaded from **Arrow.com**.



# 6 Ordering parts

### 6.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to nxp.com and perform a part number search for the following device numbers: KW45

#### 7 Part identification

Part numbers for the device have fields that identify the specific part. Use the values of these fields to determine the specific part.

## 7.1 Part number format

Part numbers for this device have the following format:

BRPFRFSSFTPGSRPT

Table 63. Part number fields descriptions

Field	Description	Values
В	Brand	• KW45
R	Radio	B = Bluetooth LE
		• Z = No Radio
PF	Product Family	• 41
R	Radio	• Z = Upgradable
		0 = Not Applicable (No Radio)
FS	Flash Size	• 5 = 512 KB
		• 8 = 1 MB
SF	Sub Feature	• 2 = Secure Enclave
		3 = Secure Enclave and CAN
Т	Temperature	• A = Automotive, -40 °C to +105 °C (Ta), -40 °C to +125 °C (Tj)
PG	Package	• FP = 40 HVQFN "Wettable", 6 mm x 6 mm, 0.5p
		• FT = 48 HVQFN "Wettable", 7 mm x 7 mm, 0.5p
SR	Silicon Revision	A = Initial Mask Set
		B = Production Release Mask Set
PT	Packaging Type	• R = Tape and Reel
		• T = Tray

# 7.2 Example

This is an example part number:

KW45B41Z82AFTBT

# 7.3 Package marking

Package marking for this device have the following format:

BRPFRFSSFTPG

Downloaded from Arrow.com.

Table 64. Package marking

Field	Description	Values
В	Brand	• KW45
R	Radio	B = Bluetooth LE
		• Z = No Radio
PF	Product Family	• 41
R	Radio	• Z = Upgradable
		0 = Not Applicable (No Radio)
FS	Flash Size	• 5 = 512 KB
		• 8 = 1MB
SF	Sub Feature	• 2 = Secure Enclave
		3 = Secure Enclave and CAN
Т	Temperature	• A = Automotive, -40 °C to +105 °C (Ta), -40 °C to +125 °C (Tj)
PG	Package	• FP = 40 HVQFN "Wettable", 6 mm x 6 mm, 0.5p
		• FT = 48 HVQFN "Wettable", 7 mm x 7 mm, 0.5p

## 7.3.1 Package marking information

The KW45 package has the following top-side marking:

First line: aaaaaaaSecond line: aaaaaaThird line: mmmmmFourth line: xxxywwxx

Table 65. Package marking

Identifier	Description
а	Reduced part number code, refer to Package marking table
m	Mask set
у	Year
w	Work week
х	NXP internal use

# 8 Terminology and guidelines

## 8.1 Definitions

Key terms are defined in the following table:

Term	Definition						
Rating	A minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:						
	Operating ratings apply during operation of the chip.						
	Handling ratings apply when the chip is not powered.						
	NOTE  The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings.						
Operating requirement	A specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip						
Operating behavior	A specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions						
Typical value	A specified value for a technical characteristic that:						
	Lies within the range of values specified by the operating behavior						
	<ul> <li>Is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions</li> </ul>						
	NOTE						
	Typical values are provided as design guidelines and are neither tested nor guaranteed.						

# 8.2 Examples

## Operating rating:

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	-0.3	1.2	V

## Operating requirement:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	0.9	1.1	V

## Operating behavior that includes a typical value:


Symbol	Description	Min.	Тур.	Max.	Unit
	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

#### 8.3 Typical-value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	°C
$V_{DD}$	Supply voltage	3.3	V

### 8.4 Relationship between ratings and operating requirements



#### 8.5 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- · Never exceed any of the chip's ratings.
- · During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

# 9 Abbreviations and Acronyms

The following table provides the list of abbreviations and acronyms their definitions.

Table 66. Abbreviations and Acronyms and their definition

Abbreviations and Acronyms	Definitions
ADC	Analog-to-Digital Converter
AXBS	Crossbar Switch
CMC	Core Mode Controller

Table 66. Abbreviations and Acronyms and their definition (continued)

Abbreviations and Acronyms	Definitions
CRC	Cyclic Redundancy Check
CTI	Cross Trigger Interface
DAP	Debug Access Port
DMA	Direct Memory Access
DSP	Digital Signal Processing
DWT	Data Watchpoint and Trace
EWM	External Watchdog Monitor
FRO	Free Running Oscillator
FMC	Flash Memory Controller
FPU	Floating Point Unit
GPIO	General-purpose Input and Output
I3C	Improved Inter-Integrated Circuit
ITM	Instruction Trace Macrocell
LPCMP	Low Power Comparator
LPI2C	Low Power Inter-Integrated Circuit
LPIT	Low Power Periodic Interrupt Timer
LPSPI	Low Power Serial Peripheral Interface
LPTMR	Low-Power Timer
LPUART	Low Power Universal Asynchronous Receiver/ Transmitter
MPU	Memory Protection Unit
MRCC	Module Reset and Clock Control
MSCM	Miscellaneous System Control Module
MU	Messaging Unit
NBU	Narrowband Unit
NPX	FMC with NVM PRINCE Encryption and Decryption
NVIC	Nested Vectored Interrupt Controller
NVM	Non-Volatile Memory
OSC	Oscillator
RFMC	Radio Mode Controller
RTC	Real Time Clock
SEMA42	Semaphore Module
SCG	System Clock Generator

Table 66. Abbreviations and Acronyms and their definition (continued)

Abbreviations and Acronyms	Definitions
SFA	Signal Frequency Analyzer
SMSCM	Secure Miscellaneous System Control Module
SPC	System Power Controller
SWD	Serial Wire Debug
TPIU	Trace Port Interface Unit
TPM	Timer/PWM Module
TRDC	Trusted Resource Domain Controller
TRNG	True Random Number Generator
TRGMUX	Trigger Multiplexer
TSTMR	Time Stamp Timer
VREF	Voltage Reference
WDOG	Watchdog
WUU	Wake-Up Unit

# 10 Revision history

The following table provides a revision history for this document.

Table 67. Revision History

Rev. No.
0
1

Table 67. Revision History (continued)

Rev. No.	Date	Substantial Changes		
		Updated VDD_IO_D in LDO_SYS electrical specifications		
		Updated Smart power switch		
		Updated Receiver Feature Summary		
		Added Package marking section		
		Added Power Sequence table		
2	November	Editorial updates in the front matter		
	2020	Updated minimum voltage of DC/DC voltage range from 1.8 V to 1.71 V		
		Added the names of Reference Manual and Chip errata in Related Resources Table		
		Updated the K4W1 block diagram in front matter		
		<ul> <li>Removed I<sub>ICIO</sub>, I<sub>ICcont</sub>, V<sub>OPDU</sub>, and V<sub>RFSYS</sub> from Voltage and current operating requirements</li> </ul>		
		<ul> <li>Removed V<sub>HVD_HYS_SYS</sub> and V<sub>LVD_HYS_SYS</sub> from VDD_SYS supply HVD and LVD Operating Ratings table in HVD, LVD, and POR operating requirements</li> </ul>		
		<ul> <li>Removed I<sub>OHT</sub>, R<sub>PU</sub>(I3C), R<sub>HPU</sub>, R<sub>HPD</sub>, and I<sub>OLT</sub> from Voltage and current operating behaviors</li> </ul>		
		Updated Power Switch to Smart Power Switch		
		Updated the values of Power mode transition operating behaviors		
		<ul> <li>Removed EMC radiated emissions operating behaviors section and Designing with radiated emissions in mind</li> </ul>		
		Updated the General switching specificationssection		
		Updated 16-bit ADC electrical characteristicssection		
		<ul> <li>Updated LPI values from LPSPI master mode timing table and LP10 value from LPSPI slave mode timing</li> </ul>		
		Updated Timing definition for devices on the I3C bus diagram		
		Updated Package marking and Package marking information		
		Added pinout table and pinout diagram and removed excel sheet format		
3	May 2021	Changed VREF_OUT to VREFO to make it aligned in the whole book.		
		Updated the Timers section in front matter content		
		Updated DCDC converter specifications		
		Updated the t <sub>startup</sub> and jit <sub>per</sub> in Free-running oscillator FRO-192M specifications table		
		Updated the t <sub>startup</sub> in Free-running oscillator FRO-6M specifications		
		Updated Free-running oscillator FRO-32K specifications		
		Updated the Low power mode peripheral power consumption adders		
		Updated Voltage and current maximum ratings		

Table 67. Revision History (continued)

Rev. No.	Date	Substantial Changes		
		Removed V <sub>RFSYS</sub> and under-drive (0.9) Operation, updated note to the I <sub>ICIO</sub> in the Voltage and current operating requirements.		
		<ul> <li>Removed Target VDD_Core = 0.9 V from VDD_CORE supply HVD and LVD Operating Ratings table in HVD, LVD, and POR operating requirements</li> </ul>		
		Updated 32 MHz to 64 MHz in Power mode transition operating behaviors.		
		Updated the Power Consumption Operating Behaviors		
		Updated the Typical power-down mode RAM current adders		
		Updated Thermal attributes.		
		<ul> <li>Added VPA_2P4GHz, VREFO and Digital/non-GPIO rows in Recommended connection for unused analog and digital pins.</li> </ul>		
		Updated CPU_CLK and slow clock frequency in Power mode transition operating behaviors		
		Updated the values in General switching specifications		
		Updated Transmit and PLL Feature Summary		
		Updated Pinout Table		
		<ul> <li>Updated t<sub>sco</sub> in MIPI-I3C push-pull specifications for SDR and HDR-DDR modes table and added figures in Improved Inter-Integrated Circuit Interface (MIPI-I3C) specification</li> </ul>		
		<ul> <li>Updated the descriptions to the VOUT_SYS, I<sub>LOAD</sub> and I<sub>DD</sub> in the LDO_SYS electrical specifications</li> </ul>		
		Updated the comments to the DCDC_LX in the Recommended connection for unused analog and digital pins		
4	September	Editorial changes		
	2021	Updated the front matter content		
		Updated the part numbers to add 'T' for Tray or 'R' for Reel in the end		
		Updated ESD and Latch-Up Ratings		
		Removed I <sub>DD</sub> from Voltage and current maximum ratings		
		Updated the Voltage and current operating requirements table		
		<ul> <li>Updated the typical value of V<sub>LVDV_HYS_IO_ABC</sub>, V<sub>HVD_HYS_SYS</sub> and V<sub>LVD_HYS_SYS</sub> in HVD LVD, and POR operating requirements</li> </ul>		
		Updated the typical values of VDD_CORE supply HVD and LVD Operating Ratings table		
		Updated the EdgeLock Secure Enclave in KW45 block diagram		
		Updated the description and values of VDD_IO_D in LDO_SYS electrical specifications		
		Updated Voltage and current operating behaviors table		
		Updated the description of I2C/I3C I/O pins in General switching specifications		
		Updated the minimum value of V <sub>BAT</sub> in Free-running oscillator FRO-16K specifications and added footnote		

Table 67. Revision History (continued)

Rev. No.	Date	Substantial Changes		
		• Removed the bullet of 0 to 40 °C in $\Delta f_{\text{fro16K}}$ in Free-running oscillator FRO-16K specifications		
		Added four low voltage command times in Flash timing specifications table		
		Added t <sub>PORFAST</sub> and updated t <sub>POR</sub> in Power mode transition operating behaviors table		
		Updated the values in Power mode transition operating behaviors table		
		<ul> <li>Added Typical hysteresis vs. Vin level (VDD = 3.3 V, HPMD = 1) chart, Typical hysteresis vs. Vin level (VDD = 3.3 V, HPMD = 0, NPMD = 1), and Typical hysteresis vs. Vin level (VDD = 3.3 V, HPMD = 0, NPMD = 0) in CMP and 8-bit DAC electrical specifications</li> </ul>		
		Updated Power Consumption Operating Behaviors table		
		Updated maximum value of C <sub>L</sub> in VREF operating requirements and VREF operating behaviors in Voltage reference electrical specifications		
		Updated VDD_ANA symbol to VDD_IO_ABC and the maximum value of VREFH to VDD_IO_ABLC in CMP and 8-bit DAC electrical specifications		
		Removed the references of NVM and added footnote for CAN in pinout table Pinout Table		
		Updated Receiver Feature Summary and Transmit and PLL Feature Summary		
		Removed the references of SUOX and SOX from 32 kHz oscillator electrical specifications		
4.1 December	December	Added parts		
	2021	Updated the Front matter content		
5	December	Editorial updates		
	2021	Removed the Note below package drawings		
		Updated the Reel to Tape and Reel in Ordering Information table		
		Added SIM_SDID value in Device Revision table		
		• Removed $I_{ICcont}$ parameter, updated the values of $I_{ICIO}$ , and added another footnote to $I_{ICIO}$ in Table 10		
		Updated the first footnote in Table 15		
		Updated the maximum value of I <sub>LOAD</sub> at Normal drive mode in Table 16		
		Updated I <sub>LOAD</sub> parameter in Table 17		
		Updated Table 21		
		Updated the values of Jit <sub>osc</sub> and v <sub>ec_extal32</sub> in Table 32		
		Added typical values to all parameters in Table 40		
		Added new parameter VPA_2P4GHz in Table 41		
		Added footnotes in Table 42		
		Updated Table 43		

Table 67. Revision History (continued)

Rev. No.	Date	Substantial Changes		
		Updated the values of f <sub>ADCK</sub> and R <sub>ADIN</sub> in Table 48		
		Updated Table 49		
		Updated Table 50		
		Updated typical and maximum value of V <sub>acc</sub> in Table 52		
		Added maximum value of f <sub>SCL</sub> and minimum value of t <sub>SU_PP</sub> in Table 60		
		Added Abbreviations and Acronyms		
		Updated Table 44		
		Removed RF_UART signal from Pinout Table		
6	September	Updated the Front Matter Content content		
	2022	Updated Bluetooth Low Energy 5.2 to Bluetooth Low Energy 5.3 all over the datasheet		
		Updated the minimum value and maximum value of VOUT_CORE for low drive strength in LDO_CORE electrical specifications		
		Updated the values of t <sub>PWDN</sub> and t <sub>DPWDN</sub> in Power mode transition operating behaviors		
		Updated the values to TBD in Power Consumption Operating Behaviors and added IDD tables for phantoms: 512M + RF, 1M + non-RF and 512 + non_RF.		
		Updated the ambient temperature range from 120 °C to 105 °C		
		Removed the values for ambient temperature 120 °C all over the document		
		Updated the range of Target V <sub>DD_CORE</sub> in Table 12		
		Updated the values of V <sub>LVD_CORE</sub> at Target VDD_CORE = 1.05 in Table 12		
		Updated the values of V <sub>OUT_DCDC</sub> in Table 15		
		Updated Table 24 to show only 25 °C		
		Updated Typical power-down mode RAM current adders		
		Added footnotes to Receiver Feature Summary and Transmit and PLL Feature Summary		
		Update the minimum value of VDD_CORE, VDD_LDO_CORE and maximum value of VDD_RF in Voltage and current operating requirements		
		Updated Table 31		
		Added footnotes to Table 42		
7	September 2022	Updated the Ordering information of radio parts and non-radio parts in Front Matter     Content content to reflect "B" instead of "A" as Silicon Revision		
		Updated Table 63		
8	December 2022	Updated Front matter content		
		Updated Power Consumption Operating Behaviors and removed IDD tables for phantom parts		
		Updated minimum and maximum value of Electrostatic discharge voltage, charged-device model (antenna pin) in ESD and Latch-Up Ratings to -250 V and +250 V		

Table 67. Revision History (continued)

Rev. No.	Date	Substantial Changes		
		Updated Power mode transition operating behaviors to remove t <sub>POR</sub> and t <sub>PORFAST</sub>		
		Updated description and IDD values in Low power mode peripheral power consumption adders		
		Removed 26.0 MHz information from Reference oscillator specification		
		Merged crystal and frequency tolerance entry and crystal frequency stability and aging information entry to single entry in Reference oscillator specification		
		Removed the maximum value of SEL <sub>BLE1M, 4+ MHz</sub> in Table 42		
		<ul> <li>Removed 26 MHz from Reference frequency bullet in Transmit and PLL Feature Summary</li> </ul>		
		Added SoC Power Consumption section		
		Updated typical value of f <sub>ref</sub> in 2.4 GHz radio transceiver electrical specification to show 32 MHz only		
		- Updated the typical value of $TRIM_step$ in Free-running oscillator FRO-32K specifications to 0.03		
		Added footnote to PTC6 pin in 40 HVQFN package in Pinout Table		
		Added footnote to PTC5 in 40HVQFN pinout diagram		
		Removed V <sub>switchWakeup</sub> and t <sub>switchWakeup</sub> from Smart power switch		
		Updated Part number format and Package marking		
9	December 2022	Updated the frequency from 48 MHz to 64 MHz in "Dedicated CM3 core running at up to 48MHz" in front matter		
		Updated the complete ESD and Latch-Up Ratings table		

Downloaded from Arrow.com.

# Legal information

#### Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- 2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### **Definitions**

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

### **Trademarks**

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision,

**Versatile** — are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved.

**Bluetooth** — the Bluetooth wordmark and logos are registered trademarks owned by Bluetooth SIG, Inc. and any use of such marks by NXP Semiconductors is under license.

EdgeLock — is a trademark of NXP B.V.

**I2C-bus** — logo is a trademark of NXP B.V.

Kinetis — is a trademark of NXP B.V.

 $\ensuremath{\mathsf{NXP}}$  SECURE CONNECTIONS FOR A SMARTER WORLD — is a trademark of NXP B.V.



Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2022.

All rights reserved.

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 12/2022 Document identifier: KW45