

Single 2:1 High-Speed Video Multiplexer

- **700MHz SMALL-SIGNAL BANDWIDTH**
- **425MHz, 4V_{PP} BANDWIDTH**
- •**0.1dB GAIN FLATNESS to 200MHz**
- •
- •LOW SWITCHING GLITCH: 40mV_{PP}
- •**3100V/μ^s SLEW RATE**
-
- •

APPLICATIONS

- •
-
- •**WORKSTATION GRAPHICS**
- •**ADC INPUT MUX**
- •**DROP-IN UPGRADE TO LT1675-1**

2:1 Video Multiplexer

¹FEATURES DESCRIPTION

700MHz SMALL-SIGNAL BANDWIDTH The OPA875 offers a very wideband, single-channel
(A_V = +2) (A_V = +2) 2:1 multiplexer in an SO-8 or a small MSOP-8 **(A^V ⁼ +2)** 2:1 multiplexer in an SO-8 or ^a small MSOP-8 package. Using only 11mA, the OPA875 provides a gain of +2 video amplifier channel with greater than 425MHz large-signal bandwidth $(4V_{PP})$. Gain **4ns CHANNEL SWITCHING TIME** accuracy and switching glitch are improved over **LowITCHING BITCH** earlier solutions using a new input stage switching approach. This technique uses current steering as the input switch while maintaining an overall closed-loop **0.025%/0.025° DIFFERENTIAL GAIN, PHASE** design. With greater than 700MHz small-signal
 HIGH GAIN ACCURACY: 2.0V/V +0.4% bandwidth at a gain of 2, the OPA875 gives a typical bandwidth at a gain of 2, the OPA875 gives a typical 0.1dB gain flatness to greater than 200MHz.

System power may be reduced using the chip enable **RGB SWITCHING RGB SWITCHING** *RGB* **SWITCHING** *RGB* **SWITCHING** *RGB SWITCHING RGB SWITCHING RGB SWITCHING RGB SWITCHING RGB SWITCHING RGB RGB RGBB RGBB RG* **LCD PROJECTOR INPUT SELECT** high powers down the OPA875 to less than 300µA total supply current. Muxing multiple OPA875 outputs together, then using the chip enable to select which channels are active, increases the number of possible inputs.

> Where three channels are required, consider using the [OPA3875](http://www-s.ti.com/sc/techlit/sbos341) for the same level of performance.

OPA875 RELATED PRODUCTS

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

ABSOLUTE MAXIMUM RATINGS(1)

Over operating temperature range, unless otherwise noted.

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

Table 1. TRUTH TABLE PIN CONFIGURATION

ELECTRICAL CHARACTERISTICS: $V_s = \pm 5V$

At G = +2 and R_L = 150 Ω , unless otherwise noted.

(1) Test levels: (A) 100% tested at +25°C. Over temperature limits set by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

(2) Junction temperature = ambient for $\pm 25^{\circ}$ C tested specifications.
(3) Junction temperature = ambient at low temperature limit; junction Junction temperature = ambient at low temperature limit; junction temperature = ambient +14°C at high temperature limit for over temperature specifications.

ELECTRICAL CHARACTERISTICS: $V_s = \pm 5V$ (continued)

At G = $+2$ and R_L = 150 Ω , unless otherwise noted.

TYPICAL CHARACTERISTICS: $V_s = \pm 5V$

TYPICAL CHARACTERISTICS: $V_s = \pm 5V$ (continued)

TYPICAL CHARACTERISTICS: $V_s = \pm 5V$ (continued)

TYPICAL CHARACTERISTICS: $V_s = \pm 5V$ **(continued)**

APPLICATIONS INFORMATION

www.ti.com

Texas **TRUMENTS**

The OPA875 can be used as a 1-bit, high-speed The OPA875 can be used as a transmit/receive programmable gain amplifier (PGA) when used in switch in which the receive channel is disconnected. programmable gain amplifier (PGA) when used in switch in which the receive channel is disconnected, conjunction with another amplifier. Figure 25 shows when the OPA875 is switched from channel 0 to conjunction with another amplifier. Figure 25 shows when the OPA875 is switched from channel 0 to the OPA695 used twice with one amplifier configured channel 1, to prevent the transmit pulse from going the [OPA695](http://focus.ti.com/docs/prod/folders/print/opa2691.html) used twice with one amplifier configured channel 1, to prevent the transmit pulse from going
in a unity-gain structure, and the other amplifier through the receive signal chain. This architecture is in a unity-gain structure, and the other amplifier configured in a gain of +8V/V. Shown in Figure 26.

When channel 0 is selected, the overall gain to the matched load of the OPA875 is 0dB. When channel 1 is selected, this circuit delivers an 18dB gain to the Three OPA875s can be used as a triple, 2:1 video
MUX (see Figure 27). This configuration has the

1-BIT HIGH-SPEED PGA TRANSMIT/RECEIVE SWITCH

HIGH ISOLATION RGB VIDEO MUX

MUX (see [Figure](#page-9-0) 27). This configuration has the advantage of having higher R to G to B isolation than ^a comparable and more integrated solution does, such as the OPA3875, especially at higher frequencies. This comparison is shown in [Figure](#page-9-0) 28.

Figure 25. 1-Bit, High-Speed PGA

Figure 26. Transmit/Receive Switch

Figure 28. All Hostile and Adjacent Channel Crosstalk

The configuration of the three OPA875 devices used is shown in Figure 27. Note that for the test, the OPA875_B was measured when both the OPA875_A and OPA875_C were driven for all hostile crosstalk and only the OPA875_A or OPA875_C was driven for the adjacent channel crosstalk.

4-INPUT RGB ROUTER

Two OPA875s can be used together to form ^a four-input RGB router. The router for the red component is shown in Figure 29.

Figure 29. 4-Input RGB Router

Figure 27. High Isolation RGB Video MUX When connecting OPA875 outputs together, maintain ^a gain of +1 at the load. The OPA875 operates at ^a gain of +6dB; thus, matching resistance must be selected to achieve -6dB attenuation.

> The set of equations to solve are shown in Equation 1 and Equation 2. Here, the impedance of interest is $Z_0 = 75Ω$.

$$
R_{O} = Z_{O} || (R + R_{F} + R_{G})
$$

\n
$$
1 + \frac{R_{F}}{R_{G}} = 2
$$

\n
$$
R_{F} + R_{G} = 804\Omega
$$
 (1)

$$
R_{F} = R_{G} \tag{2}
$$

Solving for R_0 with *n* devices connected together, we get Equation 3:

$$
R_0 = \frac{75 \times (n-1) + 804}{2} \times \left[\sqrt{1 + \frac{241200}{[75 \times (n-1) + 804]^2}} - 1 \right]
$$
(3)

Results for *n* varying from 2 to 6 are given in Table 2.

Table 2. Series Resistance versus Number of Parallel Outputs

NUMBER OF OPA875s	$R_{O}(\Omega)$	
	69	
З	63.94	
	59.49	
5	55.59	
	52.15	

The two major limitations of this circuit are the device requirements for each OPA875 and the acceptable considered, this capacitive load introduces an return loss because of the mismatch between the additional pole in the signal path that can decrease return loss because of the mismatch between the load $(75Ω)$ and the matching resistor. the phase margin. Several external solutions to this

DESIGN-IN TOOLS

DEMONSTRATION FIXTURES

Two printed circuit boards (PCBs) are available to assist in the initial evaluation of circuit performance using the OPA875. These fixtures are offered free of charge as unpopulated PCBs, delivered with ^a user's guide. The summary information for these fixtures is shown in Table 3.

PRODUCT	PACKAGE	ORDERING NUMBER	LITERATURE NUMBER
OPA875IDGK	MSOP-8	DEM-OPA-MSOP-1B	SBOU044
OPA875ID	SO-8	DEM-OPA-SO-1D	SBOU049

The demonstration fixture can be requested at the multiple devices can easily cause this value to be
Texas Instruments web site at (www.ti.com) through exceeded. Always consider this effect carefully, and Texas Instruments web site at (www.ti.com) through exceeded. Always consider this effect carefully, and

MACROMODELS AND APPLICATIONS SUPPORT

Computer simulation of circuit performance using
SPICE is often useful when analyzing the SPICE is often useful when analyzing the The OPA875 offers excellent DC signal accuracy.
Serformance of analog circuits and systems. This is Parameters that influence the output DC offset particularly true for video and RF amplifier circuits voltage are: where parasitic capacitance and inductance can have ^a major effect on circuit performance. A SPICE model for the OPA875 is available through the Texas Instruments web site at www.ti.com. These models do ^a good job of predicting small-signal AC and • Power-supply rejection ratio transient performance under ^a wide variety of •operating conditions. They do not do as well in predicting the harmonic distortion or dG/dP characteristics. These models do not attempt to distinguish between the package types in their small-signal AC performance.

OPERATING SUGGESTIONS

DRIVING CAPACITIVE LOADS

One of the most demanding, yet very common load conditions is capacitive loading. Often, the capacitive load is the input of an ADC—including additional external capacitance that may be recommended to improve ADC linearity. A high-speed device such as the OPA875 can be very susceptible to decreased stability and closed-loop response peaking when a capacitive load is placed directly on the output pin.
When the device open-loop output resistance is problem have been suggested. When the primary considerations are frequency response flatness, pulse response fidelity, and/or distortion, the simplest and most effective solution is to isolate the capacitive load from the feedback loop by inserting ^a series isolation resistor between the amplifier output and the capacitive load. This isolation resistor does not eliminate the pole from the loop response, but rather shifts it and adds ^a zero at ^a higher frequency. The additional zero acts to cancel the phase lag from the capacitive load pole, thus increasing the phase margin and improving stability.

Table 3. OPA875 Demonstration Fixtures The Typical Characteristics show the recommended R_S versus capacitive load and the resulting frequency **PRODUCT PACKAGE PRODUCT PACKAGE PRODUCT PACKAGE PACK P PACK PACK P P P P P P P** capacitive loads greater than 2pF can begin to degrade the performance of the OPA875. Long PCB traces, unmatched cables, and connections to add the recommended series resistor as close as possible to the OPA875 output pin (see the [Board](#page-12-0) Layout [Guidelines](#page-12-0) section).

DC ACCURACY

Parameters that influence the output DC offset

- •Output offset voltage
- •Input bias current
- •Gain error
-
- **Temperature**

Leaving both temperature and gain error parameters output stage continues to hold them low even as the aside, the output offset voltage envelope can be fundamental power reaches very high levels. As the

$$
V_{OSO_envelope} = V_{OSO} + (R_S \cdot I_b) \times G \pm \left| 5 - (V_{S+}) \right| \times 10^{-\frac{PSRR+}{20}}
$$

$$
\pm \left| -5 - (V_{S-}) \right| \times 10^{-\frac{PSRR-}{20}}
$$

With:

V_{OSO}: Output offset voltage

Ib: Input bias current

G: Gain

V_S</u>: Negative supply voltage

PSRR+: Positive supply PSRR

PSRR–: Negative supply PSRR

Evaluating the front-page schematic, using a total output noise. The device input voltage noise and worst-case, $+25^{\circ}$ C offset voltage, bias current and the input current noise terms combine to give low worst-case, $+25^{\circ}$ C offset voltage, bias current and PSRR specifications and operating at ±6V, gives a coutput noise under a wide variety of operating

$$
\pm 14 \text{mV} + 75 \Omega \times \pm 18 \mu A \times 2 \pm \left| 5 - 6 \right| \times 10^{-\frac{50}{20}}
$$

$$
\pm \left| -5 - (-6) \right| \times 10^{-\frac{51}{20}}
$$

 $= \pm 22.7$ mV

DISTORTION PERFORMANCE

The OPA875 provides good distortion performance into ^a 100Ω load on ±5V supplies. Relative to alternative solutions, it provides exceptional performance into lighter loads. Generally, until the fundamental signal reaches very high frequency or power levels, the 2nd-harmonic dominates the distortion with ^a negligible 3rd-harmonic component. Focusing then on the 2nd-harmonic, increasing the load impedance improves distortion directly. Also, providing an additional supply decoupling capacitor (0.01μF) between the supply pins (for bipolar operation) improves the 2nd-order distortion slightly (3dB to 6dB).

In most op amps, increasing the output voltage swing as the square root of the sum of all squared output increases harmonic distortion directly. The Typical and post voltage contributors. Fountion 6 shows the increases harmonic distortion directly. The Typical and anoise voltage contributors. Equation 6 shows the Characteristics show the 2nd-harmonic increasing at all deneral form for the output noise voltage using the a little less than the expected $2X$ rate while the terms shown in Figure 30. 3rd-harmonic increases at a little less than the expected 3X rate. Where the test power doubles, the 2nd-harmonic increases only by less than the expected 6dB, whereas the 3rd-harmonic increases by less than the expected 12dB. This also shows up in the two-tone, 3rd-order intermodulation spurious (IM3) response curves. The 3rd-order spurious levels are extremely low at low output power levels. The

described as shown in Equation 4: Typical Characteristics show, the spurious intermodulation powers do not increase as predicted by ^a traditional intercept model. As the fundamental power level increases, the dynamic range does not decrease significantly. For two tones centered at (4) 20MHz, with 4dBm/tone into ^a matched 50Ω load (that is, $1V_{\text{PP}}$ for each tone at the load, which requires $4V_{PP}$ for the overall 2-tone envelope at the output pin), the Typical Characteristics show ^a 82dBc **R_S**: Input resistance seen by R0, R1, G0, G1, B0, difference between the test-tone power and the or B1. 3rd-order intermodulation spurious levels.

NOISE PERFORMANCE

V_{S^{+}: Positive supply voltage The OPA875 offers an excellent balance between</sub>} **V** voltage and current noise terms to achieve low output noise. As long as the AC source impedance looking out of the noninverting node is less than 100Ω, this current noise will not contribute significantly to the worst-case output equal to Equation 5: conditions. Figure 30 shows this device noise analysis model with all the noise terms included. In this model, all noise terms are taken to be noise voltage or current density terms in either nV/√Hz or pA/√Hz.

Figure 30. Noise Model

The total output spot noise voltage can be computed general form for the output noise voltage using the

$$
\theta_{o} = 2\sqrt{\theta_{n}^{2} + (i_{b}R_{s})^{2} + 4kTR_{s}}
$$
(6)

(5)

Dividing this expression by the device gain (2V/V) gives the equivalent input-referred spot noise voltage at the noninverting input as shown in Equation 7.

$$
e_n = \sqrt{e_n^2 + (i_b R_s)^2 + 4kTR_s}
$$
 (7)

Evaluating these two equations for the OPA875 will optimize performance include: circuit and component values shown in [Figure](#page-11-0) 30 gives ^a total output spot noise voltage of 13.6nV/√Hz and ^a total equivalent input spot noise voltage of 6.8nV/√Hz. This total input-referred spot noise voltage is higher than the 6.7nV/√Hz specification for the mux voltage noise alone. This number reflects the noise added to the output by the bias current noise times the source resistor.

THERMAL ANALYSIS

Heatsinking or forced airflow may be required under extreme operating conditions. Maximum desired junction temperature will set the maximum allowed internal power dissipation as discussed in this document. In no case should the maximum junction temperature be allowed to exceed +150°C.

Operating junction temperature (T_J) is given by T_A + bthe pins and the decoupling capacitors. The $P_D \times \theta_{JA}$. The total internal power dissipation (P_D) is the sum of quiescent power (P_{DQ}) and additional power dissipated in the output stage (P_{DL}) to deliver $\;\;\;\;\;$ An optional supply decoupling capacitor across the load power. Quiescent power is simply the specified two power supplies (for bipolar operation) will improve
no-load supply current times the total supply voltage 2nd-harmonic distortion performance. Larger (2.2µF no-load supply current times the total supply voltage. across the part. P_{D} depends on the required output signal and load but, for a grounded resistive load, be frequency, should also be used on the main supply at a maximum when the output is fixed at a voltage pins. These may be placed somewhat farther from at a maximum when the output is fixed at a voltage pins. These may be placed somewhat farther from
equal to 1/2 of either supply voltage (for equal bipolar be device and may be shared among several equal to 1/2 of either supply voltage (for equal bipolar by the device and may be shared among several supplies). Under this condition $\overline{P}_{DL} = V_S^2/(4 \times R_L)$, devices in the same area of the PCB. where R_1 includes feedback network loading.

Note that it is the power in the output stage and not in the load that determines internal power dissipation. **performance of the OPA875.** Resistors should be ^a

As a worst-case example, compute the maximum T_J work best and allow a tighter overall layout. Metal-film using an OPA875IDGK in the circuit of [Figure](#page-11-0) 30 operating at the maximum specified ambient
temperature of +85°C with its outputs driving a grounded 100Ω load to +2.5V:

 $P_D = 10V \times 11 \text{mA} + (5^2 [4 \times (100 \Omega || 804 \Omega)]) = 180 \text{mW}$ Maximum T_J = $+85^{\circ}$ C + (0.18mW x 140°C/W) = 110°C

This worst-case condition does not exceed the **d) Connections to other wideband devices on the** maximum junction temperature. Normally, this **board may be made with short direct traces or** extreme case is not encountered. Careful attention to **through onboard transmission lines.** For short

BOARD LAYOUT GUIDELINES

Achieving optimum performance with ^a high frequency amplifier such as the OPA875 requires careful attention to board layout parasitics and external component types. Recommendations that

a) Minimize parasitic capacitance to any AC ground for all of the signal I/O pins. Parasitic capacitance on the output pin can cause instability: on the noninverting input, it can react with the source impedance to cause unintentional bandlimiting. To reduce unwanted capacitance, ^a window around the signal I/O pins should be opened in all of the ground and power planes around those pins. Otherwise, ground and power planes should be unbroken elsewhere on the board.

b) Minimize the distance (< 0.25") from the power-supply pins to high frequency 0.1μF decoupling capacitors. At the device pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between power-supply connections (on pins 9, 11, 13, and 15) should always be decoupled with these capacitors. to 6.8μF) decoupling capacitors, effective at lower

c) Careful selection and placement of external very low reactance type. Surface-mount resistors and carbon composition, axially leaded resistors can also provide good high-frequency performance. Again, keep the leads and PCB trace length as short as possible. Never use wirewound type resistors in ^a high-frequency application. Other network components, such as noninverting input termination resistors, should also be placed close to the package.

connections, consider the trace and the input to the next device as ^a lumped capacitive load. Relatively wide traces (50mils to 100mils) should be used, preferably with ground and power planes opened up around them.

Texas **TRUMENTS www.ti.com**

Estimate the total capacitive load and set R_S from the **e) Socketing a high-speed part like the OPA875 is** plot of [Figure](#page-4-0) 5. Low parasitic capacitive loads (< **not recommended.** The additional lead length and 5pF) may not need an R_s because the OPA875 is pin-to-pin capacitance introduced by the socket can nominally compensated to operate with ^a 2pF create an extremely troublesome parasitic network parasitic load. If ^a long trace is required, and the 6dB which can make it almost impossible to achieve ^a signal loss intrinsic to a doubly-terminated smooth, stable frequency response. Best results are transmission line is acceptable, implement a matched obtained by soldering the OPA875 onto the board. transmission line is acceptable, implement a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A 50Ω environment is normally not necessary on board, and in fact, ^a higher impedance environment will improve distortion as shown in the Distortion versus Load plots. With ^a characteristic board trace impedance defined based on board material and trace dimensions, ^a matching series resistor into the trace from the output of the OPA875 is used as well as ^a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance will be the parallel combination of the shunt resistor and the input impedance of the destination device; this total effective impedance should be set to match the trace impedance. The high output voltage and current capability of the OPA875 allows multiple destination devices to be handled as separate transmission lines, each with their own series and shunt terminations. If **Figure 31. Internal ESD Protection** attenuation of a doubly-terminated transmission line is unacceptable, ^a long trace can be seriesterminated at the source end only. Treat the trace as ^a capacitive load in this case and set the series resistor value as shown in [Figure](#page-4-0) 5. This will not preserve signal integrity as well as ^a doubly-terminated line. If the input impedance of the destination device is low, there will be some signal attenuation due to the voltage divider formed by the series output into the terminating impedance.

INPUT AND ESD PROTECTION

The OPA875 is built using ^a very high-speed complementary bipolar process. The internal junction breakdown voltages are relatively low for these very small geometry devices. These breakdowns are reflected in the Absolute [Maximum](#page-1-0) Ratings table. All device pins have limited ESD protection using internal diodes to the power supplies as shown in Figure 31.

These diodes provide moderate protection to input overdrive voltages above the supplies as well. The protection diodes can typically support 30mA continuous current. Where higher currents are possible (for example, in systems with ±15V supply parts driving into the OPA875), current-limiting series resistors should be added into the two inputs. Keep these resistor values as low as possible because high values degrade both noise performance and frequency response.

IMENTS

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS TRUMENTS www.ti.com 11-Mar-2008

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

6 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

 $\hat{\mathbb{D}}$ Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AA.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE

NOTES: A. All linear dimensions are in millimeters.

This drawing is subject to change without notice. **B.**

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute ^a license from TI to use such products or services or ^a warranty or endorsement thereof. Use of such information may require ^a license from ^a third party under the patents or other intellectual property of the third party, or ^a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where ^a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated